<feed xmlns='http://www.w3.org/2005/Atom'>
<title>bwlp/qemu.git/target/xtensa/core-dc232b.c, branch spice_video_codecs</title>
<subtitle>Experimental fork of QEMU with video encoding patches</subtitle>
<id>https://git.openslx.org/bwlp/qemu.git/atom/target/xtensa/core-dc232b.c?h=spice_video_codecs</id>
<link rel='self' href='https://git.openslx.org/bwlp/qemu.git/atom/target/xtensa/core-dc232b.c?h=spice_video_codecs'/>
<link rel='alternate' type='text/html' href='https://git.openslx.org/bwlp/qemu.git/'/>
<updated>2020-08-21T10:18:30+00:00</updated>
<entry>
<title>meson: rename included C source files to .c.inc</title>
<updated>2020-08-21T10:18:30+00:00</updated>
<author>
<name>Paolo Bonzini</name>
</author>
<published>2020-02-04T11:41:01+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/bwlp/qemu.git/commit/?id=139c1837db7eaee53e1c441629b5bcc159e1deb0'/>
<id>urn:sha1:139c1837db7eaee53e1c441629b5bcc159e1deb0</id>
<content type='text'>
With Makefiles that have automatically generated dependencies, you
generated includes are set as dependencies of the Makefile, so that they
are built before everything else and they are available when first
building the .c files.

Alternatively you can use a fine-grained dependency, e.g.

        target/arm/translate.o: target/arm/decode-neon-shared.inc.c

With Meson you have only one choice and it is a third option, namely
"build at the beginning of the corresponding target"; the way you
express it is to list the includes in the sources of that target.

The problem is that Meson decides if something is a source vs. a
generated include by looking at the extension: '.c', '.cc', '.m', '.C'
are sources, while everything else is considered an include---including
'.inc.c'.

Use '.c.inc' to avoid this, as it is consistent with our other convention
of using '.rst.inc' for included reStructuredText files.  The editorconfig
file is adjusted.

Signed-off-by: Paolo Bonzini &lt;pbonzini@redhat.com&gt;
</content>
</entry>
<entry>
<title>target/xtensa: drop num_[core_]regs from dc232b/dc233c configs</title>
<updated>2018-11-20T20:20:41+00:00</updated>
<author>
<name>Max Filippov</name>
</author>
<published>2018-10-31T21:21:49+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/bwlp/qemu.git/commit/?id=7da9111e77b9cdb3a927dcd47642b7ffff9de636'/>
<id>urn:sha1:7da9111e77b9cdb3a927dcd47642b7ffff9de636</id>
<content type='text'>
Now that xtensa_count_regs does the right thing, remove manual
initialization of these fields from the affected configurations and let
xtensa_finalize_config initialize them. Add XTREG_END to terminate
register lists.

Signed-off-by: Max Filippov &lt;jcmvbkbc@gmail.com&gt;
</content>
</entry>
<entry>
<title>target: Do not include "exec/exec-all.h" if it is not necessary</title>
<updated>2018-06-01T12:15:10+00:00</updated>
<author>
<name>Philippe Mathieu-Daudé</name>
</author>
<published>2018-05-28T23:27:07+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/bwlp/qemu.git/commit/?id=23c11b04dcc508536a7a39e723058523a94013a4'/>
<id>urn:sha1:23c11b04dcc508536a7a39e723058523a94013a4</id>
<content type='text'>
Code change produced with:
    $ git grep '#include "exec/exec-all.h"' | \
      cut -d: -f-1 | \
      xargs egrep -L "(cpu_address_space_init|cpu_loop_|tlb_|tb_|GETPC|singlestep|TranslationBlock)" | \
      xargs sed -i.bak '/#include "exec\/exec-all.h"/d'

Signed-off-by: Philippe Mathieu-Daudé &lt;f4bug@amsat.org&gt;
Message-Id: &lt;20180528232719.4721-10-f4bug@amsat.org&gt;
Acked-by: Michael S. Tsirkin &lt;mst@redhat.com&gt;
Signed-off-by: Paolo Bonzini &lt;pbonzini@redhat.com&gt;
</content>
</entry>
<entry>
<title>target/xtensa: Include "qemu/timer.h" to use NANOSECONDS_PER_SECOND</title>
<updated>2018-05-31T17:12:13+00:00</updated>
<author>
<name>Philippe Mathieu-Daudé</name>
</author>
<published>2018-05-28T23:27:04+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/bwlp/qemu.git/commit/?id=3a739112daf4a47d8fd33a52a7d7a72e4c1c5e35'/>
<id>urn:sha1:3a739112daf4a47d8fd33a52a7d7a72e4c1c5e35</id>
<content type='text'>
Since d0ce7e9cfc the dc232b structure uses the NANOSECONDS_PER_SECOND
definition from "qemu/timer.h".  Include it to allow further includes
cleanup.

Signed-off-by: Philippe Mathieu-Daudé &lt;f4bug@amsat.org&gt;
Message-Id: &lt;20180528232719.4721-7-f4bug@amsat.org&gt;
Acked-by: Michael S. Tsirkin &lt;mst@redhat.com&gt;
Signed-off-by: Paolo Bonzini &lt;pbonzini@redhat.com&gt;
</content>
</entry>
<entry>
<title>target/xtensa: fix timers test</title>
<updated>2018-03-26T21:17:04+00:00</updated>
<author>
<name>Max Filippov</name>
</author>
<published>2018-03-23T12:56:19+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/bwlp/qemu.git/commit/?id=d0ce7e9cfc8eda113f872b608fe4a3dd7662997e'/>
<id>urn:sha1:d0ce7e9cfc8eda113f872b608fe4a3dd7662997e</id>
<content type='text'>
The value of CCOUNT special register is calculated as time elapsed
since CCOUNT == 0 multiplied by the core frequency. In icount mode time
increment between consecutive instructions that don't involve time
warps is constant, but unless the result of multiplication of this
constant by the core frequency is a whole number the CCOUNT increment
between these instructions may not be constant. E.g. with icount=7 each
instruction takes 128ns, with core clock of 10MHz CCOUNT values for
consecutive instructions are:

  502: (128 * 502 * 10000000) / 1000000000 = 642.56
  503: (128 * 503 * 10000000) / 1000000000 = 643.84
  504: (128 * 504 * 10000000) / 1000000000 = 645.12

I.e.the CCOUNT increments depend on the absolute time. This results in
varying CCOUNT differences for consecutive instructions in tests that
involve time warps and don't set CCOUNT explicitly.

Change frequency of the core used in tests so that clock cycle takes
exactly 64ns. Change icount power used in tests to 6, so that each
instruction takes exactly 1 clock cycle. With these changes CCOUNT
increments only depend on the number of executed instructions and that's
what timer tests expect, so they work correctly.

Longer story:
  http://lists.nongnu.org/archive/html/qemu-devel/2018-03/msg04326.html

Cc: Pavel Dovgaluk &lt;Pavel.Dovgaluk@ispras.ru&gt;
Cc: Philippe Mathieu-Daudé &lt;f4bug@amsat.org&gt;
Reviewed-by: Philippe Mathieu-Daudé &lt;f4bug@amsat.org&gt;
Signed-off-by: Max Filippov &lt;jcmvbkbc@gmail.com&gt;
</content>
</entry>
<entry>
<title>target/xtensa: add .inc. to non-top level source file names</title>
<updated>2018-03-26T21:17:03+00:00</updated>
<author>
<name>Max Filippov</name>
</author>
<published>2018-03-22T17:45:57+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/bwlp/qemu.git/commit/?id=dda2441b2bc6844eb4900bf4a7db83157dcd6c3c'/>
<id>urn:sha1:dda2441b2bc6844eb4900bf4a7db83157dcd6c3c</id>
<content type='text'>
Fix definitions of existing cores and core importing script to follow
the rule of naming non-top level source files.

Reviewed-by: Eric Blake &lt;eblake@redhat.com&gt;
Reviewed-by: Philippe Mathieu-Daudé &lt;f4bug@amsat.org&gt;
Signed-off-by: Max Filippov &lt;jcmvbkbc@gmail.com&gt;
</content>
</entry>
<entry>
<title>target/xtensa: switch dc232b to libisa</title>
<updated>2017-12-19T05:26:19+00:00</updated>
<author>
<name>Max Filippov</name>
</author>
<published>2017-11-03T22:55:17+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/bwlp/qemu.git/commit/?id=845a2f5a9f6cfa5375879611b8646e1872fb8d45'/>
<id>urn:sha1:845a2f5a9f6cfa5375879611b8646e1872fb8d45</id>
<content type='text'>
Autogenerated xtensa-modules.c is added by the import_core.sh script.

Signed-off-by: Max Filippov &lt;jcmvbkbc@gmail.com&gt;
</content>
</entry>
<entry>
<title>Move target-* CPU file into a target/ folder</title>
<updated>2016-12-20T20:52:12+00:00</updated>
<author>
<name>Thomas Huth</name>
</author>
<published>2016-10-11T06:56:52+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/bwlp/qemu.git/commit/?id=fcf5ef2ab52c621a4617ebbef36bf43b4003f4c0'/>
<id>urn:sha1:fcf5ef2ab52c621a4617ebbef36bf43b4003f4c0</id>
<content type='text'>
We've currently got 18 architectures in QEMU, and thus 18 target-xxx
folders in the root folder of the QEMU source tree. More architectures
(e.g. RISC-V, AVR) are likely to be included soon, too, so the main
folder of the QEMU sources slowly gets quite overcrowded with the
target-xxx folders.
To disburden the main folder a little bit, let's move the target-xxx
folders into a dedicated target/ folder, so that target-xxx/ simply
becomes target/xxx/ instead.

Acked-by: Laurent Vivier &lt;laurent@vivier.eu&gt; [m68k part]
Acked-by: Bastian Koppelmann &lt;kbastian@mail.uni-paderborn.de&gt; [tricore part]
Acked-by: Michael Walle &lt;michael@walle.cc&gt; [lm32 part]
Acked-by: Cornelia Huck &lt;cornelia.huck@de.ibm.com&gt; [s390x part]
Reviewed-by: Christian Borntraeger &lt;borntraeger@de.ibm.com&gt; [s390x part]
Acked-by: Eduardo Habkost &lt;ehabkost@redhat.com&gt; [i386 part]
Acked-by: Artyom Tarasenko &lt;atar4qemu@gmail.com&gt; [sparc part]
Acked-by: Richard Henderson &lt;rth@twiddle.net&gt; [alpha part]
Acked-by: Max Filippov &lt;jcmvbkbc@gmail.com&gt; [xtensa part]
Reviewed-by: David Gibson &lt;david@gibson.dropbear.id.au&gt; [ppc part]
Acked-by: Edgar E. Iglesias &lt;edgar.iglesias@xilinx.com&gt; [cris&amp;microblaze part]
Acked-by: Guan Xuetao &lt;gxt@mprc.pku.edu.cn&gt; [unicore32 part]
Signed-off-by: Thomas Huth &lt;thuth@redhat.com&gt;
</content>
</entry>
</feed>
