diff options
| author | Luc MICHEL | 2017-04-28 14:56:32 +0200 |
|---|---|---|
| committer | Michael Tokarev | 2017-06-04 17:42:55 +0200 |
| commit | 95e9a242e2a393c7d4e5cc04340e39c3a9420f03 (patch) | |
| tree | 1af7bd97b8a1b97d545549896b1fa24534bf5213 | |
| parent | block: Correct documentation for BLOCK_WRITE_THRESHOLD (diff) | |
| download | qemu-95e9a242e2a393c7d4e5cc04340e39c3a9420f03.tar.gz qemu-95e9a242e2a393c7d4e5cc04340e39c3a9420f03.tar.xz qemu-95e9a242e2a393c7d4e5cc04340e39c3a9420f03.zip | |
target/arm: add data cache invalidation cp15 instruction to cortex-r5
The cp15, CRn=15, opc1=0, CRm=5, opc2=0 instruction invalidates all the
data cache on the cortex-r5. Implementing it as a NOP.
Signed-off-by: Luc MICHEL <luc.michel@git.antfield.fr>
Signed-off-by: Michael Tokarev <mjt@tls.msk.ru>
| -rw-r--r-- | target/arm/cpu.c | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/target/arm/cpu.c b/target/arm/cpu.c index e748097860..04a3fea03f 100644 --- a/target/arm/cpu.c +++ b/target/arm/cpu.c @@ -1082,6 +1082,8 @@ static const ARMCPRegInfo cortexr5_cp_reginfo[] = { .access = PL1_RW, .type = ARM_CP_CONST }, { .name = "BTCM", .cp = 15, .opc1 = 0, .crn = 9, .crm = 1, .opc2 = 1, .access = PL1_RW, .type = ARM_CP_CONST }, + { .name = "DCACHE_INVAL", .cp = 15, .opc1 = 0, .crn = 15, .crm = 5, + .opc2 = 0, .access = PL1_W, .type = ARM_CP_NOP }, REGINFO_SENTINEL }; |