summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorChen Gang2015-09-26 01:42:54 +0200
committerRichard Henderson2015-10-07 11:03:15 +0200
commitf723287944c30f1bf230f08b4fb03d6d11a16504 (patch)
tree615769e11cc6bd6400a192f9faa7d4169ffecc83
parenttarget-tilegx: Implement complex multiply instructions (diff)
downloadqemu-f723287944c30f1bf230f08b4fb03d6d11a16504.tar.gz
qemu-f723287944c30f1bf230f08b4fb03d6d11a16504.tar.xz
qemu-f723287944c30f1bf230f08b4fb03d6d11a16504.zip
target-tilegx: Let x1 pipe process bpt instruction only
According to the related document, bpt can be only in x1 pipe. Signed-off-by: Chen Gang <gang.chen.5i5j@gmail.com> Message-Id: <1443224574-2718-1-git-send-email-gang.chen.5i5j@gmail.com> Signed-off-by: Richard Henderson <rth@twiddle.net>
-rw-r--r--target-tilegx/translate.c8
1 files changed, 7 insertions, 1 deletions
diff --git a/target-tilegx/translate.c b/target-tilegx/translate.c
index d7e4d526e2..3566b88f27 100644
--- a/target-tilegx/translate.c
+++ b/target-tilegx/translate.c
@@ -458,8 +458,14 @@ static TileExcp gen_rr_opcode(DisasContext *dc, unsigned opext,
mnemonic = "flushwb";
goto done0;
case OE_RR_X1(ILL):
+ if (dest == 0x1c && srca == 0x25) {
+ mnemonic = "bpt";
+ goto done2;
+ }
+ /* Fall through */
case OE_RR_Y1(ILL):
- mnemonic = (dest == 0x1c && srca == 0x25 ? "bpt" : "ill");
+ mnemonic = "ill";
+ done2:
qemu_log_mask(CPU_LOG_TB_IN_ASM, "%s", mnemonic);
return TILEGX_EXCP_OPCODE_UNKNOWN;
case OE_RR_X1(MF):