diff options
author | Richard Henderson | 2020-05-14 23:28:31 +0200 |
---|---|---|
committer | Peter Maydell | 2020-06-05 18:23:09 +0200 |
commit | 43fa36c96c24349145497adc1b451f9caf74e344 (patch) | |
tree | 27782f16f5678ee74352d6b6dbdbc71770724b7a /hw/adc/stm32f2xx_adc.c | |
parent | target/arm: Split helper_crypto_sha1_3reg (diff) | |
download | qemu-43fa36c96c24349145497adc1b451f9caf74e344.tar.gz qemu-43fa36c96c24349145497adc1b451f9caf74e344.tar.xz qemu-43fa36c96c24349145497adc1b451f9caf74e344.zip |
target/arm: Split helper_crypto_sm3tt
Rather than passing an opcode to a helper, fully decode the
operation at translate time. Use clear_tail_16 to zap the
balance of the SVE register with the AdvSIMD write.
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20200514212831.31248-7-richard.henderson@linaro.org
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'hw/adc/stm32f2xx_adc.c')
0 files changed, 0 insertions, 0 deletions