diff options
| author | Leon Alrae | 2016-06-09 11:46:50 +0200 |
|---|---|---|
| committer | Leon Alrae | 2016-07-12 10:10:14 +0200 |
| commit | 89777fd10fc3dd573c3b4d1b2efdd10af823c001 (patch) | |
| tree | 0b761b2e015b2925b09528a20cab1035a53ce79d /hw/misc/mips_cpc.c | |
| parent | hw/mips/cps: create GIC block inside CPS (diff) | |
| download | qemu-89777fd10fc3dd573c3b4d1b2efdd10af823c001.tar.gz qemu-89777fd10fc3dd573c3b4d1b2efdd10af823c001.tar.xz qemu-89777fd10fc3dd573c3b4d1b2efdd10af823c001.zip | |
target-mips: add exception base to MIPS CPU
Replace hardcoded 0xbfc00000 with exception_base which is initialized with
this default address so there is no functional change here.
However, it is now exposed and consequently it will be possible to modify
it from outside of the CPU.
Signed-off-by: Leon Alrae <leon.alrae@imgtec.com>
Diffstat (limited to 'hw/misc/mips_cpc.c')
0 files changed, 0 insertions, 0 deletions