summaryrefslogtreecommitdiffstats
path: root/hw/sd/cadence_sdhci.c
diff options
context:
space:
mode:
authorPhilippe Mathieu-Daudé2020-09-03 17:31:04 +0200
committerPhilippe Mathieu-Daudé2020-10-21 13:19:02 +0200
commit9321c1f2d08817fdb90ad129fbe3194207e73ba0 (patch)
treeea06c8e85fd45b51d6c739ad6345b70f61c101e2 /hw/sd/cadence_sdhci.c
parenthw/sd/sdhci: Let sdhci_update_irq() return if IRQ was delivered (diff)
downloadqemu-9321c1f2d08817fdb90ad129fbe3194207e73ba0.tar.gz
qemu-9321c1f2d08817fdb90ad129fbe3194207e73ba0.tar.xz
qemu-9321c1f2d08817fdb90ad129fbe3194207e73ba0.zip
hw/sd/sdhci: Yield if interrupt delivered during multiple transfer
The Descriptor Table has a bit to allow the DMA to generates Interrupt when the operation of the descriptor line is completed (see "1.13.4. Descriptor Table" of 'SD Host Controller Simplified Specification Version 2.00'). If we have pending interrupt and the descriptor requires it to be generated as soon as it is completed, reschedule pending transfers and yield to the CPU. Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Tested-by: Alexander Bulekov <alxndr@bu.edu> Message-Id: <20200903172806.489710-5-f4bug@amsat.org>
Diffstat (limited to 'hw/sd/cadence_sdhci.c')
0 files changed, 0 insertions, 0 deletions