summaryrefslogtreecommitdiffstats
path: root/hw/timer/grlib_gptimer.c
diff options
context:
space:
mode:
authorPeter Maydell2016-03-16 18:05:58 +0100
committerPeter Maydell2016-03-16 18:05:58 +0100
commit8bfd0550be821cf27d71444e2af350de3c3d2ee3 (patch)
tree389a9174e2f86d4cee1e5782c8e38d4be9fcbf1a /hw/timer/grlib_gptimer.c
parentloader: Fix incorrect parameter name in load_image_mr() macro (diff)
downloadqemu-8bfd0550be821cf27d71444e2af350de3c3d2ee3.tar.gz
qemu-8bfd0550be821cf27d71444e2af350de3c3d2ee3.tar.xz
qemu-8bfd0550be821cf27d71444e2af350de3c3d2ee3.zip
target-arm: Implement MRS (banked) and MSR (banked) instructions
Starting with the ARMv7 Virtualization Extensions, the A32 and T32 instruction sets provide instructions "MSR (banked)" and "MRS (banked)" which can be used to access registers for a mode other than the current one: * R<m>_<mode> * ELR_hyp * SPSR_<mode> Implement the missing instructions. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Acked-by: Edgar E. Iglesias <edgar.iglesias@xilinx.com> Message-id: 1456762734-23939-1-git-send-email-peter.maydell@linaro.org
Diffstat (limited to 'hw/timer/grlib_gptimer.c')
0 files changed, 0 insertions, 0 deletions