summaryrefslogtreecommitdiffstats
path: root/include
diff options
context:
space:
mode:
authorRichard Henderson2015-09-14 15:39:49 +0200
committerPeter Maydell2015-09-14 15:39:49 +0200
commit7cb36e18b2f1c1f971ebdc2121de22a8c2e94fd6 (patch)
tree785df5bd34d38d07b88a1872d17b3be80ec596d7 /include
parenttarget-arm: Recognize ROR (diff)
downloadqemu-7cb36e18b2f1c1f971ebdc2121de22a8c2e94fd6.tar.gz
qemu-7cb36e18b2f1c1f971ebdc2121de22a8c2e94fd6.tar.xz
qemu-7cb36e18b2f1c1f971ebdc2121de22a8c2e94fd6.zip
target-arm: Use tcg_gen_extrh_i64_i32
Usually, eliminate an operation from the translator by combining a shift with an extract. In the case of gen_set_NZ64, we don't need a boolean value for cpu_ZF, merely a non-zero value. Given that we can extract both halves of a 64-bit input in one call, this simplifies the code. Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Signed-off-by: Richard Henderson <rth@twiddle.net> Message-id: 1441909103-24666-12-git-send-email-rth@twiddle.net Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'include')
0 files changed, 0 insertions, 0 deletions