summaryrefslogtreecommitdiffstats
path: root/target-ppc/translate.c
diff options
context:
space:
mode:
authorAlexey Kardashevskiy2014-06-04 14:50:55 +0200
committerAlexander Graf2014-06-16 13:24:44 +0200
commitd1a721ab816d1b954c0988aafdec4e109b953a9f (patch)
treedcb64980cc93a87f9b3319f1321f79b7302b9b5f /target-ppc/translate.c
parenttarget-ppc: Refactor class init for POWER7/8 (diff)
downloadqemu-d1a721ab816d1b954c0988aafdec4e109b953a9f.tar.gz
qemu-d1a721ab816d1b954c0988aafdec4e109b953a9f.tar.xz
qemu-d1a721ab816d1b954c0988aafdec4e109b953a9f.zip
target-ppc: Add POWER8's TIR SPR
This adds TIR (Thread Identification Register) SPR first defined for server CPUs in PowerISA 2.07. Signed-off-by: Alexey Kardashevskiy <aik@ozlabs.ru> Reviewed-by: Tom Musta <tommusta@gmail.com> Signed-off-by: Alexander Graf <agraf@suse.de>
Diffstat (limited to 'target-ppc/translate.c')
0 files changed, 0 insertions, 0 deletions