summaryrefslogtreecommitdiffstats
path: root/target/mips/cpu.h
diff options
context:
space:
mode:
authorAleksandar Markovic2019-01-15 20:55:12 +0100
committerAleksandar Markovic2019-01-18 16:53:28 +0100
commit3ef521ee9fe2d01d4bbcf3e4d5c91ed982bf3f60 (patch)
tree24083fab228c24c259f1739cef34a2e01ecb4805 /target/mips/cpu.h
parenttarget/mips: Amend preprocessor constants for CP0 registers (diff)
downloadqemu-3ef521ee9fe2d01d4bbcf3e4d5c91ed982bf3f60.tar.gz
qemu-3ef521ee9fe2d01d4bbcf3e4d5c91ed982bf3f60.tar.xz
qemu-3ef521ee9fe2d01d4bbcf3e4d5c91ed982bf3f60.zip
target/mips: Add CP0 register MemoryMapID
Add CP0 register MemoryMapID. Only data field is added. The corresponding functionality will be added in future patches. Reviewed-by: Aleksandar Rikalo <arikalo@wavecomp.com> Signed-off-by: Aleksandar Markovic <amarkovic@wavecomp.com>
Diffstat (limited to 'target/mips/cpu.h')
-rw-r--r--target/mips/cpu.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/target/mips/cpu.h b/target/mips/cpu.h
index a5381b7555..21daf501ce 100644
--- a/target/mips/cpu.h
+++ b/target/mips/cpu.h
@@ -536,6 +536,7 @@ struct CPUMIPSState {
*/
target_ulong CP0_Context;
target_ulong CP0_KScratch[MIPS_KSCRATCH_NUM];
+ int32_t CP0_MemoryMapID;
/*
* CP0 Register 5
*/