summaryrefslogtreecommitdiffstats
path: root/hw/misc/mps2-fpgaio.c
Commit message (Collapse)AuthorAgeFilesLines
* hw/misc/mps2-fpgaio: Implement PSCNTR and COUNTERPeter Maydell2018-08-241-4/+93
| | | | | | | | | | | | | | | | In the MPS2 FPGAIO, PSCNTR is a free-running downcounter with a reload value configured via the PRESCALE register, and COUNTER counts up by 1 every time PSCNTR reaches zero. Implement these counters. We can just increment the counters migration subsection's version ID because we only added it in the previous commit, so no released QEMU versions will be using it. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20180820141116.9118-3-peter.maydell@linaro.org
* hw/misc/mps2-fpgaio: Implement 1Hz and 100Hz countersPeter Maydell2018-08-241-1/+52
| | | | | | | | | The MPS2 FPGAIO block includes some simple free-running counters. Implement these. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20180820141116.9118-2-peter.maydell@linaro.org
* hw/misc/mps2-fpgaio: FPGA control block for MPS2 AN505Peter Maydell2018-03-021-0/+176
The MPS2 AN505 FPGA image includes a "FPGA control block" which is a small set of registers handling LEDs, buttons and some counters. Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20180220180325.29818-14-peter.maydell@linaro.org