summaryrefslogtreecommitdiffstats
path: root/hw/riscv
Commit message (Expand)AuthorAgeFilesLines
...
* riscv: hw: Remove superfluous "linux, phandle" propertyBin Meng2019-09-173-8/+0Star
* riscv: hw: Remove duplicated "hw/hw.h" inclusionBin Meng2019-09-172-2/+0Star
* riscv: sifive_test: Add reset functionalityBin Meng2019-09-171-0/+4
* riscv: Resolve full path of the given bios imageBin Meng2019-09-171-3/+3
* riscv: Add a helper routine for finding firmwareBin Meng2019-09-171-7/+15
* riscv: plic: Remove unused interrupt functionsAlistair Francis2019-09-171-12/+0Star
* riscv: sifive_u: Fix clock-names property for ethernet nodeGuenter Roeck2019-09-171-1/+1
* riscv: sivive_u: Add dummy serial clock and aliases entry for uartGuenter Roeck2019-09-171-2/+17
* riscv: sifive_u: Add support for loading initrdGuenter Roeck2019-09-171-3/+17
* Include sysemu/sysemu.h a lot lessMarkus Armbruster2019-08-164-0/+4
* Include hw/boards.h a bit lessMarkus Armbruster2019-08-161-1/+1
* Include hw/qdev-properties.h lessMarkus Armbruster2019-08-165-0/+5
* Include hw/hw.h exactly where neededMarkus Armbruster2019-08-167-4/+3Star
* Include migration/vmstate.h lessMarkus Armbruster2019-08-161-0/+1
* Include hw/irq.h a lot lessMarkus Armbruster2019-08-162-0/+2
* Include sysemu/reset.h a lot lessMarkus Armbruster2019-08-161-0/+1
* riscv/boot: Fixup the RISC-V firmware warningAlistair Francis2019-07-271-4/+8
* hw/riscv: Load OpenSBI as the default firmwareAlistair Francis2019-07-183-6/+66
* hw/riscv: Replace global smp variables with machine smp propertiesLike Xu2019-07-055-6/+18
* hw/riscv: Extend the kernel loading supportAlistair Francis2019-06-271-4/+14
* hw/riscv: Add support for loading a firmwareAlistair Francis2019-06-273-0/+34
* hw/riscv: Split out the boot functionsAlistair Francis2019-06-276-93/+83Star
* riscv: sifive_u: Update the plic hart config to support multicoreBin Meng2019-06-271-1/+15
* riscv: sifive_u: Do not create hard-coded phandles in DTBin Meng2019-06-271-7/+10
* riscv: virt: Add cpu-topology DT node.Atish Patra2019-06-261-2/+20
* RISC-V: Fix a memory leak when realizing a sifive_ePalmer Dabbelt2019-06-241-7/+6Star
* riscv: virt: Correct pci "bus-range" encodingBin Meng2019-06-241-1/+1
* sifive_prci: Read and write PRCI registersNathaniel Graff2019-06-241-8/+41
* Include qemu/module.h where needed, drop it from qemu-common.hMarkus Armbruster2019-06-125-0/+5
* riscv: spike: Add a generic spike machineAlistair Francis2019-05-241-1/+105
* riscv: virt: Allow specifying a CPU via commandlineAlistair Francis2019-05-241-1/+2
* target/riscv: Remove unused include of riscv_htif.h for virt board riscvJonathan Behrens2019-05-241-1/+0Star
* SiFive RISC-V GPIO DeviceFabien Chouteau2019-05-244-2/+422
* riscv: plic: Log guest errorsAlistair Francis2019-04-051-3/+9
* riscv: plic: Fix incorrect irq calculationAlistair Francis2019-04-051-2/+2
* Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell2019-03-282-0/+4
|\
| * kconfig: add CONFIG_MSI_NONBROKENPaolo Bonzini2019-03-181-0/+1
| * riscv: plic: Set msi_nonbroken as trueAlistair Francis2019-03-181-0/+3
* | riscv: sifive_u: Correct UART0's IRQ in the device treeBin Meng2019-03-191-1/+1
* | riscv: sifive_uart: Generate TX interruptBin Meng2019-03-191-1/+3
* | riscv: sifive_u: Allow up to 4 CPUs to be createdAlistair Francis2019-03-191-1/+4
* | RISC-V: Allow interrupt controllers to claim interruptsMichael Clark2019-03-191-0/+15
* | RISC-V: Replace __builtin_popcount with ctpop8 in PLICMichael Clark2019-03-191-2/+2
|/
* riscv/Kconfig: enable PCI_DEVICESDavid Abdurachmanov2019-03-111-0/+3
* riscv-softmmu.mak: replace CONFIG_* with Kconfig "select" directivesPaolo Bonzini2019-03-071-0/+13
* kconfig: introduce kconfig filesPaolo Bonzini2019-03-071-0/+20
* riscv: Ensure the kernel start address is correctly castAlistair Francis2019-02-124-4/+4
* hw/riscv/Makefile.objs: Create CONFIG_* for riscv boardsYang Zhong2019-02-051-11/+11
* elf: Add optional function ptr to load_elf() to parse ELF notesLiam Merwick2019-02-054-4/+4
* sifive_uart: Implement interrupt pending registerNathaniel Graff2018-12-201-5/+19