summaryrefslogtreecommitdiffstats
path: root/hw/riscv
Commit message (Expand)AuthorAgeFilesLines
...
* hw/riscv: sifive_u: Rename serial property get/set functions to a generic nameBin Meng2020-06-191-6/+8
* hw/riscv: sifive_u: Add reset functionalityBin Meng2020-06-191-1/+23
* hw/riscv: sifive_gpio: Do not blindly trigger output IRQsBin Meng2020-06-191-1/+3
* hw/riscv: sifive_u: Hook a GPIO controllerBin Meng2020-06-191-2/+41
* hw/riscv: sifive_gpio: Add a new 'ngpio' propertyBin Meng2020-06-191-11/+19
* hw/riscv: sifive_gpio: Clean up the codesBin Meng2020-06-191-8/+5Star
* hw/riscv: sifive_u: Generate device tree node for OTPBin Meng2020-06-191-0/+11
* hw/riscv: sifive_u: Simplify the GEM IRQ connect code a little bitBin Meng2020-06-191-6/+1Star
* hw/riscv: opentitan: Remove the riscv_ prefix of the machine* and soc* functionsBin Meng2020-06-191-15/+14Star
* hw/riscv: sifive_e: Remove the riscv_ prefix of the machine* and soc* functionsBin Meng2020-06-191-12/+12
* riscv/opentitan: Connect the UART deviceAlistair Francis2020-06-191-2/+23
* riscv/opentitan: Connect the PLIC deviceAlistair Francis2020-06-191-2/+12
* hw/char: Initial commit of Ibex UARTAlistair Francis2020-06-191-0/+4
* riscv/opentitan: Fix the ROM sizeAlistair Francis2020-06-191-1/+2
* sifive_e: Support the revB machineAlistair Francis2020-06-191-4/+30
* qdev: Convert bus-less devices to qdev_realize() with CoccinelleMarkus Armbruster2020-06-154-12/+6Star
* sysbus: Convert qdev_set_parent_bus() use with Coccinelle, part 2Markus Armbruster2020-06-153-31/+19Star
* sysbus: Convert qdev_set_parent_bus() use with Coccinelle, part 1Markus Armbruster2020-06-152-8/+6Star
* sysbus: Convert to sysbus_realize() etc. with CoccinelleMarkus Armbruster2020-06-155-6/+6
* qom: Less verbose object_initialize_child()Markus Armbruster2020-06-154-17/+6Star
* qom: Tidy up a few object_initialize_child() callsMarkus Armbruster2020-06-151-1/+1
* qdev: Convert uses of qdev_create() manuallyMarkus Armbruster2020-06-151-2/+2
* qdev: Convert uses of qdev_create() with CoccinelleMarkus Armbruster2020-06-155-10/+14
* riscv: Fix to put "riscv.hart_array" devices on sysbusMarkus Armbruster2020-06-155-18/+14Star
* riscv: Initial commit of OpenTitan machineAlistair Francis2020-06-033-0/+190
* riscv: sifive_e: Manually define the machineAlistair Francis2020-06-031-11/+30
* hw/riscv: spike: Remove deprecated ISA specific machinesAlistair Francis2020-06-031-217/+0Star
* hw/riscv: virt: Remove the riscv_ prefix of the machine* functionsBin Meng2020-06-031-10/+10
* hw/riscv: sifive_u: Remove the riscv_ prefix of the soc* functionsBin Meng2020-06-031-12/+12
* riscv: Change the default behavior if no -bios option is specifiedBin Meng2020-06-031-27/+4Star
* riscv: Suppress the error report for QEMU testing with riscv_find_firmware()Bin Meng2020-06-031-3/+11
* hw: Use QEMU_IS_ALIGNED() on parallel flash block sizePhilippe Mathieu-Daudé2020-05-181-1/+1
* qom: Drop parameter @errp of object_property_add() & friendsMarkus Armbruster2020-05-152-7/+8
* qom: Drop object_property_set_description() parameter @errpMarkus Armbruster2020-05-151-3/+2Star
* hw/riscv/spike: Allow more than one CPUsAnup Patel2020-04-291-1/+1
* hw/riscv/spike: Allow loading firmware separately using -bios optionAnup Patel2020-04-291-1/+23
* hw/riscv: Add optional symbol callback ptr to riscv_load_firmware()Anup Patel2020-04-293-7/+10
* riscv: sifive_e: Support changing CPU typeCorey Wharton2020-04-291-2/+3
* hw/riscv: Generate correct "mmu-type" for 32-bit machinesBin Meng2020-04-293-0/+12
* riscv/sifive_u: Add a serial property to the sifive_u machineBin Meng2020-04-291-0/+20
* riscv/sifive_u: Add a serial property to the sifive_u SoCAlistair Francis2020-04-291-1/+7
* riscv/sifive_u: Fix up file orderingAlistair Francis2020-04-291-54/+54
* various: Remove suspicious '\' character outside of #define in C codePhilippe Mathieu-Daudé2020-04-291-1/+1
* Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell2020-03-172-6/+5Star
|\
| * hw/riscv: Let devices own the MemoryRegion they createPhilippe Mathieu-Daudé2020-03-172-4/+4
| * hw/riscv: Use memory_region_init_rom() with read-only regionsPhilippe Mathieu-Daudé2020-03-171-3/+2Star
* | riscv: sifive_u: Update BIOS_FILENAME for 32-bitBin Meng2020-03-171-1/+5
|/
* Merge remote-tracking branch 'remotes/palmer/tags/riscv-for-master-5.0-sf3' i...Peter Maydell2020-03-035-7/+15
|\
| * hw/riscv: Provide rdtime callback for TCG in CLINT emulationAnup Patel2020-02-275-7/+14
| * riscv: virt: Allow PCI address 0Bin Meng2020-02-271-0/+1
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-18 13:38:40 +0100