summaryrefslogtreecommitdiffstats
path: root/linux-user
Commit message (Expand)AuthorAgeFilesLines
...
* target/hexagon/cpu.h: don't include qemu-common.hPeter Maydell2021-12-151-0/+1
* target/arm: Take an exception if PC is misalignedRichard Henderson2021-12-151-19/+27
* linux-user: implement more loop ioctlsAndreas Schwab2021-11-294-0/+16
* linux-user/signal.c: Create a common rewind_if_in_safe_syscallWarner Losh2021-11-239-143/+15Star
* linux-user: Add host_signal_set_pc to set pc in mcontextWarner Losh2021-11-2310-0/+54
* linux-user: fix Coverity CID 1464101Laurent Vivier2021-11-221-3/+7
* linux-user: Rewrite do_getdents, do_getdents64Richard Henderson2021-11-211-139/+122Star
* linux-user: Fix member types of target_dirent64Richard Henderson2021-11-211-3/+3
* linux-user: Always use flexible arrays for dirent d_nameRichard Henderson2021-11-212-5/+7
* linux-user: Split out do_getdents, do_getdents64Richard Henderson2021-11-211-153/+172
* Merge remote-tracking branch 'remotes/philmd/tags/mips-20211102' into stagingRichard Henderson2021-11-021-2/+0Star
|\
| * Revert "elf: Relax MIPS' elf_check_arch() to accept EM_NANOMIPS too"Philippe Mathieu-Daudé2021-11-021-2/+0Star
* | linux-user: Handle BUS_ADRALN in host_signal_handlerRichard Henderson2021-11-021-0/+3
* | linux-user/ppc: Remove POWERPC_EXCP_ALIGN handlingRichard Henderson2021-11-021-8/+0Star
* | linux-user/hppa: Remove EXCP_UNALIGN handlingRichard Henderson2021-11-021-7/+0Star
* | target/arm: Implement arm_cpu_record_sigbusRichard Henderson2021-11-022-7/+35
* | target/alpha: Implement alpha_cpu_record_sigbusRichard Henderson2021-11-021-7/+0Star
* | linux-user: Add cpu_loop_exit_sigbusRichard Henderson2021-11-021-0/+14
* | accel/tcg: Restrict TCGCPUOps::tlb_fill() to sysemuRichard Henderson2021-11-021-3/+0Star
* | target/xtensa: Make xtensa_cpu_tlb_fill sysemu onlyRichard Henderson2021-11-021-9/+0Star
* | target/sparc: Make sparc_cpu_tlb_fill sysemu onlyRichard Henderson2021-11-021-25/+0Star
* | target/sh4: Make sh4_cpu_tlb_fill sysemu onlyRichard Henderson2021-11-021-8/+0Star
* | target/s390x: Implement s390_cpu_record_sigsegvRichard Henderson2021-11-021-7/+6Star
* | target/riscv: Make riscv_cpu_tlb_fill sysemu onlyRichard Henderson2021-11-021-7/+0Star
* | target/openrisc: Make openrisc_cpu_tlb_fill sysemu onlyRichard Henderson2021-11-021-8/+0Star
* | linux-user/openrisc: Abort for EXCP_RANGE, EXCP_FPERichard Henderson2021-11-021-8/+9
* | target/mips: Make mips_cpu_tlb_fill sysemu onlyRichard Henderson2021-11-021-11/+0Star
* | target/microblaze: Make mb_cpu_tlb_fill sysemu onlyRichard Henderson2021-11-021-10/+0Star
* | target/m68k: Make m68k_cpu_tlb_fill sysemu onlyRichard Henderson2021-11-021-10/+0Star
* | target/hppa: Make hppa_cpu_tlb_fill sysemu onlyRichard Henderson2021-11-021-16/+0Star
* | target/hexagon: Remove hexagon_cpu_tlb_fillRichard Henderson2021-11-021-23/+1Star
* | target/cris: Make cris_cpu_tlb_fill sysemu onlyRichard Henderson2021-11-021-10/+0Star
* | target/alpha: Implement alpha_cpu_record_sigsegvRichard Henderson2021-11-021-8/+0Star
* | linux-user: Add cpu_loop_exit_sigsegvRichard Henderson2021-11-021-8/+22
* | linux-user/signal: Drop HOST_SIGNAL_PLACEHOLDERRichard Henderson2021-11-021-14/+0Star
* | linux-user/host/riscv: Improve host_signal_writeRichard Henderson2021-11-021-55/+28Star
* | linux-user/host/riscv: Populate host_signal.hRichard Henderson2021-11-021-1/+85
* | linux-user/host/mips: Populate host_signal.hRichard Henderson2021-11-021-1/+62
* | linux-user/host/s390: Populate host_signal.hRichard Henderson2021-11-022-2/+94
* | linux-user/host/aarch64: Populate host_signal.hRichard Henderson2021-11-021-1/+74
* | linux-user/host/arm: Populate host_signal.hRichard Henderson2021-11-021-1/+30
* | linux-user/host/sparc: Populate host_signal.hRichard Henderson2021-11-022-2/+55
* | linux-user/host/alpha: Populate host_signal.hRichard Henderson2021-11-021-0/+42
* | linux-user/host/ppc: Populate host_signal.hRichard Henderson2021-11-022-2/+26
* | linux-user/host/x86: Populate host_signal.hRichard Henderson2021-11-023-3/+50
* | linux-user: Reorg handling for SIGSEGVRichard Henderson2021-10-3014-14/+104
* | configure: Merge riscv32 and riscv64 host architecturesRichard Henderson2021-10-303-13/+2Star
|/
* target/riscv: Split misa.mxl and misa.extRichard Henderson2021-10-212-2/+2
* linux-user: Fix XER access in ppc version of elf_core_copy_regsMatheus Ferst2021-10-211-1/+1
* linux-user/ppc: Fix XER access in save/restore_user_regsMatheus Ferst2021-10-211-3/+6
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2025-01-21 05:50:05 +0100