summaryrefslogtreecommitdiffstats
path: root/target-ppc
Commit message (Expand)AuthorAgeFilesLines
...
* target-ppc: Altivec 2.07: Vector Logical InstructionsTom Musta2014-03-051-0/+11
* target-ppc: Altivec 2.07: Add Support for R-Form Dual InstructionsTom Musta2014-03-051-0/+35
* target-ppc: Altivec 2.07: Add Opcode Macro for VX Form InstructionsTom Musta2014-03-051-0/+5
* target-ppc: Altivec 2.07: Add Support for Dual Altivec InstructionsTom Musta2014-03-051-0/+24
* target-ppc: Altivec 2.07: Add GEN_VXFORM3Tom Musta2014-03-051-0/+19
* target-ppc: Altivec 2.07: Update AVR StructureTom Musta2014-03-051-0/+4
* target-ppc: Altivec 2.07: Add Instruction FlagTom Musta2014-03-052-2/+5
* target-ppc: Add Store Quadword ConditionalTom Musta2014-03-051-0/+21
* target-ppc: Add Load Quadword and ReserveTom Musta2014-03-052-0/+38
* target-ppc: Store QuadwordTom Musta2014-03-051-16/+23
* target-ppc: Load QuadwordTom Musta2014-03-052-15/+23
* target-ppc: Add is_user_mode Utility RoutineTom Musta2014-03-051-0/+14
* target-ppc: Add Flag for ISA 2.07 Load/Store Quadword InstructionsTom Musta2014-03-052-2/+5
* target-ppc: Add bctar InstructionTom Musta2014-03-051-1/+10
* target-ppc: Add Target Address SPR (TAR) to Power8Tom Musta2014-03-052-1/+14
* target-ppc: Add Flag for bctarTom Musta2014-03-052-3/+5
* target-ppc: Fix xxpermdi When T==A or T==BTom Musta2014-03-051-8/+33
* target-ppc: add extended opcodes for dcbt/dcbtstCédric Le Goater2014-03-051-2/+2
* PPC: KVM: suppress warnings about not supported SPRsAlexey Kardashevskiy2014-03-051-4/+3Star
* PPC: KVM: store SLB slot numberAlexey Kardashevskiy2014-03-051-0/+3
* target-ppc: Add ISA2.06 lfiwzx InstructionTom Musta2014-03-051-0/+15
* target-ppc: Enable frsqrtes on Power7 and Power8Tom Musta2014-03-051-0/+3
* target-ppc: Add ISA 2.06 ftsqrtTom Musta2014-03-053-0/+42
* target-ppc: Add ISA 2.06 ftdiv InstructionTom Musta2014-03-053-10/+61
* target-ppc: Add Flag for Power ISA V2.06 Floating Point Test InstructionsTom Musta2014-03-052-4/+9
* target-ppc: Fix and enable fri[mnpz]Tom Musta2014-03-052-7/+14
* target-ppc: Add ISA 2.06 fcfid[u][s] InstructionsTom Musta2014-03-053-9/+31
* target-ppc: Add ISA2.06 Float to Integer InstructionsTom Musta2014-03-053-87/+49Star
* target-ppc: Add Flag for ISA V2.06 Floating Point ConversionTom Musta2014-03-052-4/+7
* target-ppc: Add ISA 2.06 stbcx. and sthcx. InstructionsTom Musta2014-03-051-47/+44Star
* target-ppc: Add ISA2.06 lbarx, lharx InstructionsTom Musta2014-03-051-26/+24Star
* target-ppc: Add Flag for ISA2.06 Atomic InstructionsTom Musta2014-03-052-4/+10
* target-ppc: Add ISA 2.06 divwe[o] InstructionsTom Musta2014-03-053-0/+37
* target-ppc: Add ISA 2.06 divweu[o] InstructionsTom Musta2014-03-053-0/+37
* target-ppc: Add ISA2.06 divde[o] InstructionsTom Musta2014-03-053-1/+28
* target-ppc: Add ISA2.06 divdeu[o] InstructionsTom Musta2014-03-053-0/+49
* target-ppc: Add Flag for ISA2.06 Divide Extended InstructionsTom Musta2014-03-052-4/+7
* target-ppc: Add ISA2.06 bpermd InstructionTom Musta2014-03-055-5/+41
* target-ppc: Scalar Non-Signalling ConversionsTom Musta2014-03-053-0/+22
* target-ppc: Scalar Round to Single PrecisionTom Musta2014-03-053-0/+29
* target-ppc: Floating Merge Word InstructionsTom Musta2014-03-051-0/+28
* target-ppc: Move To/From VSR InstructionsTom Musta2014-03-051-0/+59
* target-ppc: VSX Stage 4: Add xxleqv, xxlnand and xxlorcTom Musta2014-03-051-0/+6
* target-ppc: VSX Stage 4: Add xscvsxdsp and xscvuxdspTom Musta2014-03-053-11/+22
* target-ppc: VSX Stage 4: Add Scalar SP Fused Multiply-AddsTom Musta2014-03-053-29/+77
* target-ppc: VSX Stage 4: add xsrsqrtespTom Musta2014-03-053-4/+12
* target-ppc: VSX Stage 4: Add xssqrtspTom Musta2014-03-053-4/+12
* target-ppc: VSX Stage 4: Add xsrespTom Musta2014-03-053-4/+13
* target-ppc: VSX Stage 4: Add xsdivspTom Musta2014-03-053-4/+12
* target-ppc: VSX Stage 4: Add xsmulspTom Musta2014-03-053-4/+12
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2025-01-26 10:41:09 +0100