summaryrefslogtreecommitdiffstats
path: root/target/arm/internals.h
Commit message (Expand)AuthorAgeFilesLines
...
* target/arm: Pass TCGMemOpIdx to sve memory helpersRichard Henderson2018-10-081-0/+5
* target/arm: Add pre-EL change hooksAaron Lindsay2018-04-261-0/+7
* target/arm: Support multiple EL change hooksAaron Lindsay2018-04-261-3/+4
* target/arm: Factor out code to calculate FSR for debug exceptionsPeter Maydell2018-03-231-0/+25
* target/arm: Enforce access to ZCR_EL at translationRichard Henderson2018-02-151-0/+6
* target/arm: Handle page table walk load failures correctlyPeter Maydell2018-01-161-0/+10
* target/arm: Remove fsr argument from get_phys_addr() and arm_tlb_fill()Peter Maydell2017-12-131-1/+1
* target/arm: Provide fault type enum and FSR conversion functionsPeter Maydell2017-12-131-0/+185
* target/arm: Split M profile MNegPri mmu index into user and privPeter Maydell2017-12-131-2/+4
* fix WFI/WFE length in syndrome registerStefano Stabellini2017-10-311-1/+2
* target/arm: Implement secure function returnPeter Maydell2017-10-121-0/+7
* target/arm: Implement BLXNSPeter Maydell2017-10-121-0/+1
* target/arm: Implement security attribute lookups for memory accessesPeter Maydell2017-10-061-0/+15
* target/arm: Add and use defines for EXCRET constantsPeter Maydell2017-09-141-0/+10
* target/arm: Clear exclusive monitor on v7M reset, exception entry/exitPeter Maydell2017-09-141-0/+10
* target/arm: Implement new do_transaction_failed hookPeter Maydell2017-09-071-0/+10
* target/arm: Move regime_is_secure() to target/arm/internals.hPeter Maydell2017-09-071-0/+26
* target/arm: Allow deliver_fault() caller to specify EA bitPeter Maydell2017-09-041-0/+2
* target/arm: Use MMUAccessType enum rather than intPeter Maydell2017-09-041-1/+2
* arm: Move excnames[] array into arm_log_exceptions()Peter Maydell2017-04-201-23/+0Star
* target/arm: Add missing entries to excnames[] for log stringsPeter Maydell2017-04-201-0/+2
* arm: Correctly handle watchpoints for BE32 CPUsJulian Brown2017-02-071-0/+5
* armv7m: Fix reads of CONTROL register bit 1Michael Davidsaver2017-01-271-0/+7
* Move target-* CPU file into a target/ folderThomas Huth2016-12-201-0/+489