summaryrefslogtreecommitdiffstats
path: root/target/arm
Commit message (Expand)AuthorAgeFilesLines
...
* target/arm: Use gvec for NEON_3R_VMULRichard Henderson2018-10-241-16/+15Star
* target/arm: Use gvec for NEON_2RM_VMN, NEON_2RM_VNEGRichard Henderson2018-10-241-8/+8
* target/arm: Use gvec for NEON_3R_VADD_VSUB insnsRichard Henderson2018-10-241-19/+10Star
* target/arm: Use gvec for NEON_3R_LOGIC insnsRichard Henderson2018-10-243-105/+124
* target/arm: Use gvec for NEON VMOV, VMVN, VBIC & VORR (immediate)Richard Henderson2018-10-241-25/+36
* target/arm: Use gvec for NEON VDUPRichard Henderson2018-10-241-27/+36
* target/arm: Mark some arrays constRichard Henderson2018-10-241-2/+2
* target/arm: Promote consecutive memory ops for aa64Richard Henderson2018-10-241-26/+40
* target/arm: Use tcg_gen_gvec_dup_i64 for LD[1-4]RRichard Henderson2018-10-241-25/+3Star
* target/arm: Don't call tcg_clear_temp_countRichard Henderson2018-10-242-2/+0Star
* target/arm: Hoist address increment for vector memory opsRichard Henderson2018-10-241-4/+8
* target/arm: Report correct syndrome for FP/SIMD traps to Hyp modePeter Maydell2018-10-243-5/+26
* target/arm: Get IL bit correct for v7 syndrome valuesPeter Maydell2018-10-242-5/+15
* target/arm: New utility function to extract EC from syndromePeter Maydell2018-10-244-4/+9
* target/arm: Implement HCR.PTWPeter Maydell2018-10-241-1/+20
* target/arm: Implement HCR.VI and VFPeter Maydell2018-10-241-4/+43
* target/arm: ISR_EL1 bits track virtual interrupts if IMO/FMO setPeter Maydell2018-10-241-4/+18
* target/arm: Implement HCR.DCPeter Maydell2018-10-241-2/+21
* target/arm: Implement HCR.FBPeter Maydell2018-10-241-72/+113
* target/arm: Make switch_mode() file-localPeter Maydell2018-10-242-3/+4
* target/arm: Improve debug logging of AArch32 exception returnPeter Maydell2018-10-243-6/+29
* target/arm: Convert v8.2-fp16 from feature bit to aa64pfr0 testRichard Henderson2018-10-245-32/+49
* target/arm: Convert sve from feature bit to aa64pfr0 testRichard Henderson2018-10-245-9/+28
* target/arm: Convert jazelle from feature bit to isar1 testRichard Henderson2018-10-243-5/+20
* target/arm: Convert division from feature bits to isar0 testsRichard Henderson2018-10-243-13/+13
* target/arm: Convert v8 extensions from feature bits to isar testsRichard Henderson2018-10-246-114/+245
* target/arm: V8M should not imply V7VERichard Henderson2018-10-241-1/+5
* target/arm: Move some system registers into a substructureRichard Henderson2018-10-244-152/+156
* target/arm: Add support for VCPU event statesDongjiu Geng2018-10-246-0/+139
* target/arm: Check HAVE_CMPXCHG128 at translate timeRichard Henderson2018-10-192-28/+26Star
* target/arm: Convert to HAVE_CMPXCHG128Richard Henderson2018-10-191-127/+134
* target/arm: Initialize ARMMMUFaultInfo in v7m_stack_read/writePeter Maydell2018-10-161-2/+2
* target/arm: Mask PMOVSR writes based on supported countersAaron Lindsay2018-10-161-0/+1
* target/arm: Mark PMINTENCLR and PMINTENCLR_EL1 accesses as possibly doing IOAaron Lindsay2018-10-161-2/+4
* target/arm: Add the Cortex-A72Edgar E. Iglesias2018-10-161-3/+63
* target-arm: powerctl: Enable HVC when starting CPUs to EL2Edgar E. Iglesias2018-10-161-0/+10
* target/arm: Fix cortex-a7 id_isar0Richard Henderson2018-10-161-1/+4
* target/arm: Align cortex-r5 id_isar0Richard Henderson2018-10-161-1/+1
* target/arm: Define fields of ISAR registersRichard Henderson2018-10-161-0/+88
* target/arm: Fix aarch64_sve_change_el wrt EL0Richard Henderson2018-10-163-7/+22
* target/arm: Add v8M stack checks for MSR to SP_NSPeter Maydell2018-10-081-1/+13
* target/arm: Add v8M stack checks for VLDM/VSTMPeter Maydell2018-10-081-0/+12
* target/arm: Add v8M stack checks for Thumb push/popPeter Maydell2018-10-081-1/+15
* target/arm: Add v8M stack checks for T32 load/store singlePeter Maydell2018-10-081-1/+22
* target/arm: Add v8M stack checks for Thumb2 LDM/STMPeter Maydell2018-10-081-1/+18
* target/arm: Add v8M stack checks for LDRD/STRD (imm)Peter Maydell2018-10-081-2/+25
* target/arm: Add v8M stack limit checks on NS function callsPeter Maydell2018-10-083-2/+15
* target/arm: Add v8M stack checks on exception entryPeter Maydell2018-10-081-8/+46
* target/arm: Add some comments in Thumb decodePeter Maydell2018-10-081-3/+17
* target/arm: Add v8M stack checks on ADD/SUB/MOV of SPPeter Maydell2018-10-084-9/+106
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2026-05-07 09:39:42 +0200