summaryrefslogtreecommitdiffstats
path: root/target/m68k
Commit message (Expand)AuthorAgeFilesLines
...
| * target/m68k: fix m68k_cpu_dump_state()Laurent Vivier2018-01-042-4/+8
| * target/m68k: add the Interrupt Stack PointerLaurent Vivier2018-01-047-17/+190
| * target/m68k: add andi/ori/eori to SR/CCRLaurent Vivier2018-01-041-7/+46
| * target/m68k: add 680x0 "move to SR" instructionLaurent Vivier2018-01-041-16/+22
| * target/m68k: move CCR/SR functionsLaurent Vivier2018-01-041-56/+55Star
| * target/m68k: implement fsave/frestoreLaurent Vivier2018-01-041-8/+15
| * target/m68k: add resetLaurent Vivier2018-01-043-0/+24
| * target/m68k: add cpush/cinvLaurent Vivier2018-01-041-0/+20
| * target/m68k: softmmu cleanupLaurent Vivier2018-01-041-6/+33
| * target/m68k: add move16Laurent Vivier2018-01-043-1/+82
| * target/m68k: add chk and chk2Laurent Vivier2018-01-045-1/+143
| * target/m68k: manage 680x0 stack framesLaurent Vivier2018-01-043-7/+164
| * target/m68k: add CPU_LOG_INT traceLaurent Vivier2018-01-042-2/+123
| * target/m68k: use insn_pc to generate instruction fault addressLaurent Vivier2018-01-041-20/+20
| * target/m68k: fix gen_get_ccr()Laurent Vivier2018-01-041-1/+0Star
| * target-m68k: sync CC_OP before gen_jmp_tb()Laurent Vivier2018-01-041-1/+2
* | tcg: Remove TCGV_UNUSED* and TCGV_IS_UNUSED*Richard Henderson2017-12-291-7/+7
* | target/*helper: don't check retaddr before calling cpu_restore_stateAlex Bennée2017-12-281-5/+2Star
|/
* target/m68k: fix set_cc_op()Laurent Vivier2017-12-212-1/+2
* target/m68k: add monitor.cLaurent Vivier2017-12-212-0/+40
* target/m68k: remove unused variable gen_throws_exceptionLaurent Vivier2017-12-211-10/+0Star
* Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...Peter Maydell2017-10-302-48/+30Star
|\
| * m68k: cleanup cpu type name compositionIgor Mammedov2017-10-272-48/+30Star
* | Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into stagingPeter Maydell2017-10-271-1/+1
|\ \ | |/ |/|
| * disas: Remove unused flags argumentsRichard Henderson2017-10-251-1/+1
* | tcg: Initialize cpu_env genericallyRichard Henderson2017-10-241-5/+0Star
* | tcg: define tcg_init_ctx and make tcg_ctx a pointerEmilio G. Cota2017-10-241-1/+1
* | target/m68k: check CF_PARALLEL instead of parallel_cpusEmilio G. Cota2017-10-243-15/+31
* | tcg: convert tb->cflags reads to tb_cflags(tb)Emilio G. Cota2017-10-241-3/+3
* | qom: Introduce CPUClass.tcg_initializeRichard Henderson2017-10-241-6/+1Star
* | tcg: Remove TCGV_EQUAL*Richard Henderson2017-10-241-1/+1
|/
* qom/cpu: move cpu_model null check to cpu_class_by_name()Philippe Mathieu-Daudé2017-10-101-4/+0Star
* target/m68k: Switch fpu_rom from make_floatx80() to make_floatx80_init()Kamil Rytarowski2017-09-101-22/+22
* target: [tcg] Use a generic enum for DISAS_ valuesLluís Vilanova2017-09-061-1/+6
* m68k: replace cpu_m68k_init() with cpu_generic_init()Igor Mammedov2017-09-013-22/+3Star
* m68k/translate: fix incorrect copy/pastePhilippe Mathieu-Daudé2017-07-311-1/+1
* tcg: Pass generic CPUState to gen_intermediate_code()Lluís Vilanova2017-07-191-3/+2Star
* target/m68k: optimize bcd_flags() using extract opPhilippe Mathieu-Daudé2017-07-191-2/+1Star
* target/m68k: add fmovemLaurent Vivier2017-06-293-30/+189
* target/m68k: add explicit single and double precision operations (part 2)Laurent Vivier2017-06-293-8/+74
* target/m68k: add fsglmul and fsgldivLaurent Vivier2017-06-293-0/+36
* target/m68k: add explicit single and double precision operationsLaurent Vivier2017-06-293-5/+125
* target/m68k: add fmovecrLaurent Vivier2017-06-293-1/+47
* target/m68k: add fscc.Laurent Vivier2017-06-291-79/+131
* target-m68k: add FPCR and FPSRLaurent Vivier2017-06-216-119/+421
* target-m68k: define 96bit FP registers for gdb on 680x0Laurent Vivier2017-06-211-0/+45
* target-m68k: use floatx80 internallyLaurent Vivier2017-06-217-291/+509
* target-m68k: initialize FPU registersLaurent Vivier2017-06-211-1/+8
* target-m68k: move fmove CR to a functionLaurent Vivier2017-06-211-25/+31
* target-m68k: define ext_opsizeLaurent Vivier2017-06-151-19/+24