Commit message (Expand) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | target-ppc: add vextu[bhw][lr]x instructions | Avinesh Kumar | 2017-01-31 | 1 | -0/+36 | |
* | target-ppc: Implement bcdsetsgn. instruction | Jose Ricardo Ziviani | 2017-01-31 | 1 | -0/+19 | |
* | target-ppc: Implement bcdcpsgn. instruction | Jose Ricardo Ziviani | 2017-01-31 | 1 | -0/+23 | |
* | target-ppc: Implement bcdctsq. instruction | Jose Ricardo Ziviani | 2017-01-31 | 1 | -0/+40 | |
* | target-ppc: Implement bcdcfsq. instruction | Jose Ricardo Ziviani | 2017-01-31 | 1 | -0/+38 | |
* | target-ppc: rename CRF_* defines as CRF_*_BIT | Nikunj A Dadhania | 2017-01-31 | 1 | -15/+15 | |
* | target-ppc: Use ctpop helper | Richard Henderson | 2017-01-10 | 1 | -15/+3 | |
* | target-ppc: Use clz and ctz opcodes | Richard Henderson | 2017-01-10 | 1 | -20/+0 | |
* | Move target-* CPU file into a target/ folder | Thomas Huth | 2016-12-20 | 1 | -0/+3126 |