bwlp/qemu.git - Experimental fork of QEMU with video encoding patches

	Commit message (Expand)	Author	Age	Files	Lines
...
*	target/riscv: vector integer add-with-carry / subtract-with-borrow instructions	LIU Zhiwei	2020-07-02	1	-0/+33
*	target/riscv: vector widening integer add and subtract	LIU Zhiwei	2020-07-02	1	-0/+49
*	target/riscv: vector single-width integer add and subtract	LIU Zhiwei	2020-07-02	1	-0/+25
*	target/riscv: add vector amo operations	LIU Zhiwei	2020-07-02	1	-0/+29
*	target/riscv: add fault-only-first unit stride load	LIU Zhiwei	2020-07-02	1	-0/+22
*	target/riscv: add vector index load and store instructions	LIU Zhiwei	2020-07-02	1	-0/+35
*	target/riscv: add vector stride load and store instructions	LIU Zhiwei	2020-07-02	1	-0/+105
*	target/riscv: add vector configure instruction	LIU Zhiwei	2020-07-02	1	-0/+3
*	target/riscv: Implement checks for hfence	Alistair Francis	2020-06-19	1	-0/+5
*	RISC-V CPU Helpers	Michael Clark	2018-03-06	1	-0/+78