summaryrefslogtreecommitdiffstats
path: root/target/riscv/insn32.decode
Commit message (Expand)AuthorAgeFilesLines
...
* target/riscv: vector widening integer add and subtractLIU Zhiwei2020-07-021-0/+16
* target/riscv: vector single-width integer add and subtractLIU Zhiwei2020-07-021-0/+10
* target/riscv: add vector amo operationsLIU Zhiwei2020-07-021-0/+13
* target/riscv: add fault-only-first unit stride loadLIU Zhiwei2020-07-021-0/+7
* target/riscv: add vector index load and store instructionsLIU Zhiwei2020-07-021-0/+13
* target/riscv: add vector stride load and store instructionsLIU Zhiwei2020-07-021-0/+32
* target/riscv: add vector configure instructionLIU Zhiwei2020-07-021-0/+5
* target/riscv: Move the hfence instructions to the rvh decodeAlistair Francis2020-06-191-3/+5
* target/riscv: Remove the hret instructionAlistair Francis2020-02-271-1/+0Star
* target/riscv: Add hfence instructionsAlistair Francis2020-02-271-9/+14
* target/riscv: Name the argument sets for all of insn32 formatsRichard Henderson2019-05-241-3/+7
* target/riscv: make ADD/SUB/OR/XOR/AND insn use arg listsBastian Koppelmann2019-03-131-1/+2
* target/riscv: Move gen_arith_imm() decoding into trans_* functionsBastian Koppelmann2019-03-131-1/+2
* target/riscv: Convert RV priv insns to decodetreeBastian Koppelmann2019-03-131-0/+15
* target/riscv: Convert RV32D insns to decodetreeBastian Koppelmann2019-03-131-0/+28
* target/riscv: Convert RV32F insns to decodetreeBastian Koppelmann2019-03-131-0/+35
* target/riscv: Convert RV32A insns to decodetreeBastian Koppelmann2019-03-131-0/+17
* target/riscv: Convert RVXM insns to decodetreeBastian Koppelmann2019-03-131-0/+10
* target/riscv: Convert RVXI csr insns to decodetreeBastian Koppelmann2019-03-131-0/+8
* target/riscv: Convert RVXI fence insns to decodetreeBastian Koppelmann2019-03-131-0/+2
* target/riscv: Convert RVXI arithmetic insns to decodetreeBastian Koppelmann2019-03-131-0/+25
* target/riscv: Convert RV32I load/store insns to decodetreeBastian Koppelmann2019-03-131-0/+10
* target/riscv: Convert RVXI branch insns to decodetreeBastian Koppelmann2019-03-131-0/+19
* target/riscv: Activate decodetree and implemnt LUI & AUIPCBastian Koppelmann2019-03-131-0/+30
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-18 16:54:49 +0100