Commit message (Expand) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
* | target/riscv: add vector amo operations | LIU Zhiwei | 2020-07-02 | 1 | -0/+147 | |
* | target/riscv: add fault-only-first unit stride load | LIU Zhiwei | 2020-07-02 | 1 | -0/+110 | |
* | target/riscv: add vector index load and store instructions | LIU Zhiwei | 2020-07-02 | 1 | -0/+116 | |
* | target/riscv: add vector stride load and store instructions | LIU Zhiwei | 2020-07-02 | 1 | -0/+410 | |
* | target/riscv: add vector configure instruction | LIU Zhiwei | 2020-07-02 | 1 | -0/+53 |