summaryrefslogtreecommitdiffstats
path: root/target/sparc
Commit message (Expand)AuthorAgeFilesLines
...
* target/*/cpu.h: remove softfloat.hAlex Bennée2018-02-212-2/+1Star
* qdev: use device_class_set_parent_realize/unrealize/reset()Philippe Mathieu-Daudé2018-02-051-2/+2
* accel/tcg: add size paremeter in tlb_fill()Laurent Vivier2018-01-253-7/+7
* target/sparc: remove MemoryRegionSection check code from sparc_cpu_get_phys_p...Jean-Christophe Dubois2018-01-091-6/+0Star
* tcg: Remove TCGV_UNUSED* and TCGV_IS_UNUSED*Richard Henderson2017-12-291-1/+1
* linux-user/sparc: Put address for data faults where linux-user expects itPeter Maydell2017-11-071-0/+8
* Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...Peter Maydell2017-10-302-1/+4
|\
| * sparc: cleanup cpu type name compositionIgor Mammedov2017-10-272-1/+4
* | Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into stagingPeter Maydell2017-10-271-1/+1
|\ \ | |/ |/|
| * disas: Remove unused flags argumentsRichard Henderson2017-10-251-1/+1
* | tcg: Initialize cpu_env genericallyRichard Henderson2017-10-241-4/+0Star
* | tcg: define tcg_init_ctx and make tcg_ctx a pointerEmilio G. Cota2017-10-241-1/+1
* | target/sparc: check CF_PARALLEL instead of parallel_cpusEmilio G. Cota2017-10-241-1/+1
* | tcg: convert tb->cflags reads to tb_cflags(tb)Emilio G. Cota2017-10-241-3/+3
* | qom: Introduce CPUClass.tcg_initializeRichard Henderson2017-10-243-13/+3Star
* | tcg: Remove GET_TCGV_* and MAKE_TCGV_*Richard Henderson2017-10-241-10/+5Star
|/
* qom/cpu: move cpu_model null check to cpu_class_by_name()Philippe Mathieu-Daudé2017-10-101-4/+0Star
* migration: pre_save return intDr. David Alan Gilbert2017-09-271-1/+3
* sparc: Fix typedef clashDr. David Alan Gilbert2017-09-141-2/+2
* sparc: replace cpu_sparc_init() with cpu_generic_init()Igor Mammedov2017-09-012-7/+1Star
* sparc: make cpu feature parsing property basedIgor Mammedov2017-09-011-133/+82Star
* sparc: move adhoc CPUSPARCState initialization to realize timeIgor Mammedov2017-09-011-15/+15
* sparc: convert cpu features to qdev propertiesIgor Mammedov2017-09-011-0/+66
* sparc: embed sparc_def_t into CPUSPARCStateIgor Mammedov2017-09-018-40/+33Star
* sparc: convert cpu models to SPARC cpu subclassesIgor Mammedov2017-09-012-39/+83
* trace-events: fix code style: print 0x before hex numbersVladimir Sementsov-Ogievskiy2017-08-011-15/+15
* docs: fix broken paths to docs/devel/tracing.txtPhilippe Mathieu-Daudé2017-07-311-1/+1
* tcg: Pass generic CPUState to gen_intermediate_code()Lluís Vilanova2017-07-191-3/+2Star
* target/sparc: optimize gen_op_mulscc() using deposit opPhilippe Mathieu-Daudé2017-07-191-4/+1Star
* target/sparc: optimize various functions using extract opPhilippe Mathieu-Daudé2017-07-191-10/+5Star
* shutdown: Add source information to SHUTDOWN and RESETEric Blake2017-05-231-1/+1
* sparc/sparc64: grab BQL before calling cpu_check_irqsAlex Bennée2017-03-092-0/+16
* target/sparc: Restore ldstub of odd asisRichard Henderson2017-03-011-2/+25
* cputlb and arm/sparc targets: convert mmuidx flushes from varg to bitmapAlex Bennée2017-02-241-3/+5
* monitor: Fix crashes when using HMP commands without CPUThomas Huth2017-02-211-0/+4
* migration: extend VMStateInfoJianjun Duan2017-01-241-2/+4
* target-sparc: add ST_BLKINIT_ ASIs for UA2005+ CPUsArtyom Tarasenko2017-01-181-0/+11
* target-sparc: store the UA2005 entries in sun4u formatArtyom Tarasenko2017-01-182-8/+47
* target-sparc: implement UA2005 ASI_MMU (0x21)Artyom Tarasenko2017-01-181-0/+31
* target-sparc: add more registers to dump_mmuArtyom Tarasenko2017-01-181-0/+2
* target-sparc: implement auto-demapping for UA2005 CPUsArtyom Tarasenko2017-01-181-0/+22
* target-sparc: allow 256M sized pagesArtyom Tarasenko2017-01-181-17/+1Star
* target-sparc: simplify ultrasparc_tsb_pointerArtyom Tarasenko2017-01-181-36/+15Star
* target-sparc: implement UA2005 TSB PointersArtyom Tarasenko2017-01-182-22/+104
* target-sparc: use SparcV9MMU type for sparc64 I/D-MMUsArtyom Tarasenko2017-01-183-36/+24Star
* target-sparc: replace the last tlb entry when no free entries leftArtyom Tarasenko2017-01-181-2/+4
* target-sparc: ignore writes to UA2005 CPU mondo queue registerArtyom Tarasenko2017-01-181-0/+1
* target-sparc: allow priveleged ASIs in hyperprivileged modeArtyom Tarasenko2017-01-181-14/+18
* target-sparc: use direct address translation in hyperprivileged modeArtyom Tarasenko2017-01-182-5/+4Star
* target-sparc: fix immediate UA2005 trapsArtyom Tarasenko2017-01-181-1/+1
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-18 16:56:04 +0100