summaryrefslogtreecommitdiffstats
path: root/target/xtensa
Commit message (Expand)AuthorAgeFilesLines
...
* cpu: Introduce SysemuCPUOps structurePhilippe Mathieu-Daudé2021-05-271-0/+6
* cpu: Assert DeviceClass::vmsd is NULL on user emulationPhilippe Mathieu-Daudé2021-05-271-1/+3
* target/xtensa: clean up unaligned accessMax Filippov2021-05-202-66/+67
* target/xtensa: fix access ring in l32exMax Filippov2021-05-201-1/+1
* target/xtensa: don't generate extra EXCP_DEBUG on exceptionMax Filippov2021-05-204-19/+0Star
* target/xtensa: Make sure that tb->size != 0Ilya Leoshkevich2021-05-201-0/+3
* Do not include exec/address-spaces.h if it's not really necessaryThomas Huth2021-05-021-1/+0Star
* target/xtensa: make xtensa_modules static on importMax Filippov2021-04-031-0/+1
* target/xtensa: fix meson.build rule for xtensa coresMax Filippov2021-04-032-12/+4Star
* semihosting: Move include/hw/semihosting/ -> include/semihosting/Philippe Mathieu-Daudé2021-03-102-2/+2
* cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClassClaudio Fontana2021-02-051-7/+16
* cpu: move do_unaligned_access to tcg_opsClaudio Fontana2021-02-051-1/+1
* cpu: move cc->transaction_failed to tcg_opsClaudio Fontana2021-02-052-3/+3
* cpu: move cc->do_interrupt to tcg_opsClaudio Fontana2021-02-051-1/+1
* cpu: Move debug_excp_handler to tcg_opsEduardo Habkost2021-02-051-1/+1
* cpu: Move tlb_fill to tcg_opsEduardo Habkost2021-02-051-1/+1
* cpu: Move cpu_exec_* to tcg_opsEduardo Habkost2021-02-051-1/+1
* cpu: Introduce TCGCpuOperations structEduardo Habkost2021-02-051-1/+1
* xtensa tcg cpus: Fix Lesser GPL version numberChetan Pant2020-11-151-1/+1
* hmp: Pass monitor to mon_get_cpu_env()Kevin Wolf2020-11-131-1/+1
* target/xtensa: enable all coprocessors for linux-userMax Filippov2020-10-261-0/+1
* qemu/atomic.h: rename atomic_ to qatomic_Stefan Hajnoczi2020-09-232-3/+3
* qom: Remove module_obj_name parameter from OBJECT_DECLARE* macrosEduardo Habkost2020-09-181-1/+1
* Use OBJECT_DECLARE_TYPE where possibleEduardo Habkost2020-09-091-4/+2Star
* Use DECLARE_*CHECKER* macrosEduardo Habkost2020-09-091-6/+2Star
* Move QOM typedefs and add missing includesEduardo Habkost2020-09-091-3/+5
* target/xtensa: import DSP3400 coreMax Filippov2020-08-216-0/+173129
* target/xtensa: import de233_fpu coreMax Filippov2020-08-216-0/+22538
* target/xtensa: implement FPU division and square rootMax Filippov2020-08-213-0/+132
* target/xtensa: add DFPU registers and opcodesMax Filippov2020-08-216-34/+1413
* target/xtensa: add DFPU optionMax Filippov2020-08-212-0/+25
* target/xtensa: don't access BR regfile directlyMax Filippov2020-08-213-34/+42
* target/xtensa: move FSR/FCR register accessorsMax Filippov2020-08-211-32/+32
* target/xtensa: rename FPU2000 translators and helpersMax Filippov2020-08-213-55/+57
* target/xtensa: support copying registers up to 64 bits wideMax Filippov2020-08-212-5/+22
* target/xtensa: add geometry to xtensa_get_regfile_by_nameMax Filippov2020-08-213-10/+31
* target/xtensa: implement NMI supportMax Filippov2020-08-213-9/+21
* target/xtensa: make opcode properties more dynamicMax Filippov2020-08-212-265/+278
* meson: targetPaolo Bonzini2020-08-212-16/+30
* meson: rename included C source files to .c.incPaolo Bonzini2020-08-2121-17/+17
* Merge remote-tracking branch 'remotes/xtensa/tags/20200625-xtensa' into stagingPeter Maydell2020-06-253-23/+46
|\
| * target/xtensa: drop gen_io_end callMax Filippov2020-06-221-3/+0Star
| * target/xtensa: fix simcall for newer hardwareMax Filippov2020-05-171-3/+6
| * target/xtensa: fetch HW version from configuration overlayMax Filippov2020-05-172-3/+6
| * target/xtensa: work around missing SR definitionsMax Filippov2020-04-301-14/+34
* | softfloat: Name compare relation enumRichard Henderson2020-05-191-3/+3
|/
* gdbstub: Do not use memset() on GByteArrayPhilippe Mathieu-Daudé2020-04-151-4/+2Star
* target/xtensa: statically allocate xtensa_insnbufs in DisasContextMax Filippov2020-04-083-16/+6Star
* target/xtensa: fix pasto in pfwait.r opcode nameMax Filippov2020-04-081-1/+1
* target/xtensa: add FIXME for translation memory leakAlex Bennée2020-04-071-0/+5
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-05 04:17:29 +0100