summaryrefslogtreecommitdiffstats
path: root/target
Commit message (Expand)AuthorAgeFilesLines
...
* target/riscv: trans_rvv: Avoid assert for RV32 and e64Alistair Francis2022-06-101-2/+10
* target/riscv: Don't expose the CPU properties on names CPUsAlistair Francis2022-06-101-11/+46
* target/riscv: rvv: Add option 'rvv_ta_all_1s' to enable optional tail agnosti...eopXD2022-06-101-0/+2
* target/riscv: rvv: Add tail agnostic for vector permutation instructionseopXD2022-06-102-2/+45
* target/riscv: rvv: Add tail agnostic for vector mask instructionseopXD2022-06-102-0/+36
* target/riscv: rvv: Add tail agnostic for vector reduction instructionseopXD2022-06-101-0/+20
* target/riscv: rvv: Add tail agnostic for vector floating-point instructionseopXD2022-06-102-196/+261
* target/riscv: rvv: Add tail agnostic for vector fix-point arithmetic instruct...eopXD2022-06-101-106/+114
* target/riscv: rvv: Add tail agnostic for vector integer merge and move instru...eopXD2022-06-102-4/+28
* target/riscv: rvv: Add tail agnostic for vector integer comparison instructionseopXD2022-06-101-0/+18
* target/riscv: rvv: Add tail agnostic for vector integer shift instructionseopXD2022-06-102-1/+13
* target/riscv: rvv: Add tail agnostic for vx, vvm, vxm instructionseopXD2022-06-103-142/+190
* target/riscv: rvv: Add tail agnostic for vector load / store instructionseopXD2022-06-103-0/+68
* target/riscv: rvv: Add tail agnostic for vv instructionseopXD2022-06-106-132/+178
* target/riscv: rvv: Early exit when vstart >= vleopXD2022-06-101-0/+27
* target/riscv: rvv: Rename ambiguous eszeopXD2022-06-101-38/+38
* target/riscv: rvv: Prune redundant access_type parameter passedeopXD2022-06-101-19/+16Star
* target/riscv: rvv: Prune redundant ESZ, DSZ parameter passedeopXD2022-06-101-567/+565Star
* target/riscv/debug.c: keep experimental rv128 support workingFrédéric Pétrot2022-06-101-0/+2
* target/riscv: Wake on VS-level external interruptsAndrew Bresticker2022-06-103-2/+3
* target/riscv: add support for zmmul extension v0.1Weiwei Li2022-06-103-6/+20
* target/arm: Add ID_AA64SMFR0_EL1Richard Henderson2022-06-083-6/+34
* target/arm: Add isar_feature_aa64_smeRichard Henderson2022-06-081-0/+5
* target/arm: Export bfdotadd from vec_helper.cRichard Henderson2022-06-082-1/+14
* target/arm: Move expand_pred_h to vec_internal.hRichard Henderson2022-06-083-29/+33
* target/arm: Use expand_pred_b in mve_helper.cRichard Henderson2022-06-081-3/+3
* target/arm: Move expand_pred_b to vec_internal.hRichard Henderson2022-06-082-10/+7Star
* target/arm: Export sve contiguous ldst support functionsRichard Henderson2022-06-082-70/+111
* target/arm: Split out load/store primitives to sve_ldst_internal.hRichard Henderson2022-06-082-106/+128
* target/arm: Rename sve_zcr_len_for_el to sve_vqm1_for_elRichard Henderson2022-06-085-10/+19
* target/arm: Use uint32_t instead of bitmap for sve vq'sRichard Henderson2022-06-086-105/+75Star
* target/arm: Merge aarch64_sve_zcr_get_valid_len into callerRichard Henderson2022-06-082-30/+11Star
* target/arm: Do not use aarch64_sve_zcr_get_valid_len in resetRichard Henderson2022-06-081-2/+1Star
* target/arm: Hoist arm_is_el2_enabled check in sve_exception_elRichard Henderson2022-06-081-8/+5Star
* target/arm: Use el_is_in_host for sve_exception_elRichard Henderson2022-06-081-3/+2Star
* target/arm: Use el_is_in_host for sve_zcr_len_for_elRichard Henderson2022-06-081-2/+1Star
* target/arm: Add el_is_in_hostRichard Henderson2022-06-082-0/+30
* target/arm: Remove fp checks from sve_exception_elRichard Henderson2022-06-081-39/+19Star
* target/arm: Remove route_to_el2 check from sve_exception_elRichard Henderson2022-06-081-2/+1Star
* linux-user/aarch64: Introduce sve_vqRichard Henderson2022-06-081-0/+11
* target/arm: Rename TBFLAG_A64 ZCR_LEN to VLRichard Henderson2022-06-086-6/+7
* target/arm: Pass CPUARMState to arm_ld[lq]_ptwRichard Henderson2022-06-081-14/+9Star
* target/arm: Move stage_1_mmu_idx, arm_stage1_mmu_idx to ptw.cRichard Henderson2022-06-082-32/+28Star
* target/arm: Move arm_cpu_get_phys_page_attrs_debug to ptw.cRichard Henderson2022-06-082-26/+24Star
* target/arm: Move regime_translation_disabled to ptw.cRichard Henderson2022-06-083-65/+46Star
* target/arm: Move regime_ttbr to ptw.cRichard Henderson2022-06-083-17/+16Star
* target/arm: Move regime_is_user to ptw.cRichard Henderson2022-06-083-25/+22Star
* target/arm: Move ap_to_tw_prot etc to ptw.cRichard Henderson2022-06-083-87/+81Star
* target/arm: Move aa32_va_parameters to ptw.cRichard Henderson2022-06-083-67/+64Star
* target/arm: Move check_s2_mmu_setup to ptw.cRichard Henderson2022-06-083-72/+70Star
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-12-05 04:12:45 +0100