index
:
bwlp/qemu.git
block_qcow2_cluster_info
master
spice_video_codecs
Experimental fork of QEMU with video encoding patches
OpenSLX
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
target
Commit message (
Expand
)
Author
Age
Files
Lines
...
|
*
target/i386: update to show preferred boolean syntax for -cpu
Daniel P. Berrangé
2021-02-25
1
-1
/
+1
*
|
target/cris: Plug leakage of TCG temporaries
Stefan Sandstrom
2021-02-22
2
-59
/
+135
*
|
target/cris: Let cris_mmu_translate() use MMUAccessType access_type
Philippe Mathieu-Daudé
2021-02-22
2
-13
/
+13
*
|
target/cris: Use MMUAccessType enum type when possible
Philippe Mathieu-Daudé
2021-02-22
2
-9
/
+8
|
/
*
Merge remote-tracking branch 'remotes/philmd-gitlab/tags/mips-20210221' into ...
Peter Maydell
2021-02-21
7
-122
/
+123
|
\
|
*
target/mips: Use GPR move functions in gen_HILO1_tx79()
Philippe Mathieu-Daudé
2021-02-21
1
-17
/
+4
|
*
target/mips: Introduce gen_load_gpr_hi() / gen_store_gpr_hi() helpers
Philippe Mathieu-Daudé
2021-02-21
2
-0
/
+22
|
*
target/mips: Rename 128-bit upper halve GPR registers
Philippe Mathieu-Daudé
2021-02-21
1
-1
/
+3
|
*
target/mips: Promote 128-bit multimedia registers as global ones
Philippe Mathieu-Daudé
2021-02-21
3
-27
/
+34
|
*
target/mips: Make cpu_HI/LO registers public
Philippe Mathieu-Daudé
2021-02-21
2
-1
/
+2
|
*
target/mips: Include missing "tcg/tcg.h" header
Philippe Mathieu-Daudé
2021-02-21
1
-0
/
+1
|
*
target/mips: Remove unused 'rw' argument from page_table_walk_refill()
Philippe Mathieu-Daudé
2021-02-21
1
-3
/
+3
|
*
target/mips: Let CPUMIPSTLBContext::map_address() take MMUAccessType
Philippe Mathieu-Daudé
2021-02-21
2
-10
/
+10
|
*
target/mips: Let get_seg*_physical_address() take MMUAccessType arg
Philippe Mathieu-Daudé
2021-02-21
1
-5
/
+6
|
*
target/mips: Let get_physical_address() take MMUAccessType argument
Philippe Mathieu-Daudé
2021-02-21
1
-10
/
+10
|
*
target/mips: Let raise_mmu_exception() take MMUAccessType argument
Philippe Mathieu-Daudé
2021-02-21
1
-5
/
+5
|
*
target/mips: Let cpu_mips_translate_address() take MMUAccessType arg
Philippe Mathieu-Daudé
2021-02-21
2
-4
/
+4
|
*
target/mips: Let do_translate_address() take MMUAccessType argument
Philippe Mathieu-Daudé
2021-02-21
1
-3
/
+4
|
*
target/mips: Replace magic value by MMU_DATA_LOAD definition
Philippe Mathieu-Daudé
2021-02-21
2
-2
/
+2
|
*
target/mips: Remove unused MMU definitions
Philippe Mathieu-Daudé
2021-02-21
1
-16
/
+0
|
*
target/mips: Remove access_type argument from get_physical_address()
Philippe Mathieu-Daudé
2021-02-21
1
-13
/
+9
|
*
target/mips: Remove access_type arg from get_segctl_physical_address()
Philippe Mathieu-Daudé
2021-02-21
1
-10
/
+10
|
*
target/mips: Remove access_type argument from get_seg_physical_address
Philippe Mathieu-Daudé
2021-02-21
1
-3
/
+3
|
*
target/mips: Remove access_type argument from map_address() handler
Philippe Mathieu-Daudé
2021-02-21
2
-12
/
+11
|
*
target/mips: fetch code with translator_ld
Philippe Mathieu-Daudé
2021-02-21
1
-10
/
+10
*
|
target/avr/cpu: Use device_class_set_parent_realize()
Philippe Mathieu-Daudé
2021-02-20
1
-3
/
+1
|
/
*
i386: Add the support for AMD EPYC 3rd generation processors
Babu Moger
2021-02-19
2
-1
/
+110
*
Hexagon build infrastructure
Taylor Simpson
2021-02-18
2
-0
/
+192
*
Hexagon (target/hexagon) translation
Taylor Simpson
2021-02-18
2
-0
/
+841
*
Hexagon (target/hexagon) TCG for floating point instructions
Taylor Simpson
2021-02-18
1
-0
/
+121
*
Hexagon (target/hexagon) TCG for instructions with multiple definitions
Taylor Simpson
2021-02-18
1
-0
/
+198
*
Hexagon (target/hexagon) TCG generation
Taylor Simpson
2021-02-18
2
-0
/
+356
*
Hexagon (target/hexagon) instruction classes
Taylor Simpson
2021-02-18
3
-0
/
+174
*
Hexagon (target/hexagon) macros
Taylor Simpson
2021-02-18
1
-0
/
+592
*
Hexagon (target/hexagon) opcode data structures
Taylor Simpson
2021-02-18
2
-0
/
+200
*
Hexagon (target/hexagon) generater phase 4 - decode tree
Taylor Simpson
2021-02-18
1
-0
/
+351
*
Hexagon (target/hexagon) generator phase 3 - C preprocessor for decode tree
Taylor Simpson
2021-02-18
1
-0
/
+188
*
Hexagon (target/hexagon) generator phase 2 - generate header files
Taylor Simpson
2021-02-18
10
-0
/
+1565
*
Hexagon (target/hexagon) generator phase 1 - C preprocessor for semantics
Taylor Simpson
2021-02-18
1
-0
/
+88
*
Hexagon (target/hexagon/imported) arch import
Taylor Simpson
2021-02-18
14
-0
/
+9236
*
Hexagon (target/hexagon/fma_emu.[ch]) utility functions
Taylor Simpson
2021-02-18
2
-0
/
+738
*
Hexagon (target/hexagon/conv_emu.[ch]) utility functions
Taylor Simpson
2021-02-18
2
-0
/
+208
*
Hexagon (target/hexagon/arch.[ch]) utility functions
Taylor Simpson
2021-02-18
2
-0
/
+334
*
Hexagon (target/hexagon) instruction printing
Taylor Simpson
2021-02-18
2
-0
/
+173
*
Hexagon (target/hexagon) instruction/packet decode
Taylor Simpson
2021-02-18
2
-0
/
+989
*
Hexagon (target/hexagon) instruction attributes
Taylor Simpson
2021-02-18
2
-0
/
+132
*
Hexagon (target/hexagon) register fields
Taylor Simpson
2021-02-18
3
-0
/
+104
*
Hexagon (target/hexagon) instruction and packet types
Taylor Simpson
2021-02-18
1
-0
/
+74
*
Hexagon (target/hexagon) architecture types
Taylor Simpson
2021-02-18
1
-0
/
+38
*
Hexagon (target/hexagon) GDB Stub
Taylor Simpson
2021-02-18
2
-0
/
+49
[prev]
[next]