<feed xmlns='http://www.w3.org/2005/Atom'>
<title>openslx-ng/ipxe.git/src/drivers, branch v0.9.9</title>
<subtitle>Fork of ipxe; additional commands and features</subtitle>
<id>https://git.openslx.org/openslx-ng/ipxe.git/atom/src/drivers?h=v0.9.9</id>
<link rel='self' href='https://git.openslx.org/openslx-ng/ipxe.git/atom/src/drivers?h=v0.9.9'/>
<link rel='alternate' type='text/html' href='https://git.openslx.org/openslx-ng/ipxe.git/'/>
<updated>2009-10-18T02:03:03+00:00</updated>
<entry>
<title>[sis190] Fix for gcc-3.3.3 compilation</title>
<updated>2009-10-18T02:03:03+00:00</updated>
<author>
<name>Shao Miller</name>
</author>
<published>2009-10-18T01:53:36+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/openslx-ng/ipxe.git/commit/?id=389eefd0cd5343cd35e45bfc7377596606d55efd'/>
<id>urn:sha1:389eefd0cd5343cd35e45bfc7377596606d55efd</id>
<content type='text'>
gcc 3.3.3 gave the following error when compiling sis190.c

drivers/net/sis190.c: In function 'sis190_get_mac_addr_from_apc':
drivers/net/sis190.c:966: warning: 'isa_bridge' might be used
uninitialized in this function
make: *** [bin/sis190.o] Error 1

This patch allows error-free compilation.

Signed-off-by: Marty Connor &lt;mdc@etherboot.org&gt;
</content>
</entry>
<entry>
<title>[ath5k] Save proper cacheline size when fixing PCI configuration</title>
<updated>2009-10-17T00:25:17+00:00</updated>
<author>
<name>Joshua Oreman</name>
</author>
<published>2009-10-16T23:27:43+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/openslx-ng/ipxe.git/commit/?id=7296f1f21c442e0781e7c3efe1f1a1005cf3e385'/>
<id>urn:sha1:7296f1f21c442e0781e7c3efe1f1a1005cf3e385</id>
<content type='text'>
Some BIOSes set the PCI cacheline size to zero for the card; the ath5k
driver fixes it to a reasonable in PCI config space, but failed to
correct the internal value it had already read. This resulted in
divide-by-zero errors when cacheline-aligning various data structures.

Fix by setting the internal cachelsz to a sane value at the same time
as we write that value to PCI config space.

Signed-off-by: Marty Connor &lt;mdc@etherboot.org&gt;
</content>
</entry>
<entry>
<title>[ath5k] Update for changes in kernel 2.6.31</title>
<updated>2009-10-17T00:22:41+00:00</updated>
<author>
<name>Joshua Oreman</name>
</author>
<published>2009-09-12T16:01:47+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/openslx-ng/ipxe.git/commit/?id=489bd2f396e62e2ec1139da93e242017a7f6e9f5'/>
<id>urn:sha1:489bd2f396e62e2ec1139da93e242017a7f6e9f5</id>
<content type='text'>
This adds basic rfkill support for enabling the wireless card on certain
laptops, and changes miscellaneous other details that may help in obscure
cases.

Also change the error handling to not report CRC errors, which due to the
basic facts of wireless may happen even more frequently than valid packets.

Signed-off-by: Marty Connor &lt;mdc@etherboot.org&gt;
</content>
</entry>
<entry>
<title>[sis190] Add sis190/191 ethernet driver</title>
<updated>2009-10-16T18:56:34+00:00</updated>
<author>
<name>Thomas Miletich</name>
</author>
<published>2009-10-16T18:56:34+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/openslx-ng/ipxe.git/commit/?id=251926f631a045d363d4a453683629dfac999914'/>
<id>urn:sha1:251926f631a045d363d4a453683629dfac999914</id>
<content type='text'>
Tested-by: Paul Hackett &lt;paulfxhackett@gmail.com&gt;
Signed-off-by: Marty Connor &lt;mdc@etherboot.org&gt;
</content>
</entry>
<entry>
<title>[e1000] Add 82576 support</title>
<updated>2009-10-16T17:35:28+00:00</updated>
<author>
<name>Simon Horman</name>
</author>
<published>2009-10-08T23:01:09+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/openslx-ng/ipxe.git/commit/?id=04cb1cde5c3ced0185a0e6e0a3713d4b0947dc58'/>
<id>urn:sha1:04cb1cde5c3ced0185a0e6e0a3713d4b0947dc58</id>
<content type='text'>
Add the 82576 to the e1000 driver.

- Examining the Linux 2.6.30-rc4 igb driver, which supports this card and;
- Information available in the Intel® 82576 Gigabit Ethernet
  Controller Datasheet v2.1, which is available from Intel's web site.

I only have a dual-ported card with Copper PHY, so any code paths relating
to Fibre haven't been tested. Also, I have only tested using auto-negotiation
of speed and duplex, and no flow control.  Other code paths relating to
those settings also have not been exercised.

Signed-off-by: Simon Horman &lt;horms@verge.net.au&gt;
Sponsored-by: Thomas Miletich &lt;thomas.miletich@gmail.com&gt;
Modified-by: Thomas Miletich &lt;thomas.miletich@gmail.com&gt;
Modified-by: Marty Connor &lt;mdc@etherboot.org&gt;
Signed-off-by: Marty Connor &lt;mdc@etherboot.org&gt;
</content>
</entry>
<entry>
<title>[atl1e] Add Attansic L1E gigabit Ethernet driver</title>
<updated>2009-10-16T16:41:16+00:00</updated>
<author>
<name>Joshua Oreman</name>
</author>
<published>2009-10-05T15:27:10+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/openslx-ng/ipxe.git/commit/?id=db3e054fe5a827ed66554966c4f194bbea375991'/>
<id>urn:sha1:db3e054fe5a827ed66554966c4f194bbea375991</id>
<content type='text'>
Signed-off-by: Marty Connor &lt;mdc@etherboot.org&gt;
</content>
</entry>
<entry>
<title>[sis900] Enable interrupts to allow UNDI to work</title>
<updated>2009-10-15T19:32:51+00:00</updated>
<author>
<name>Thomas Miletich</name>
</author>
<published>2009-09-08T17:35:55+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/openslx-ng/ipxe.git/commit/?id=d07f79de359f834468ff9f86beb71d53413ff2d7'/>
<id>urn:sha1:d07f79de359f834468ff9f86beb71d53413ff2d7</id>
<content type='text'>
Enable interrupts in sis900_irq(). Doing so allows some programs using
gPXE's UNDI interface to work properly, including Symantec Ghost.

Tested-by: Hubert Mercier &lt;hubert.mercier@unilim.fr&gt;
Signed-off-by: Marty Connor &lt;mdc@etherboot.org&gt;
</content>
</entry>
<entry>
<title>[3c90x] Fix a3c90x_close() and a3c90x_remove() methods.</title>
<updated>2009-10-15T17:06:01+00:00</updated>
<author>
<name>Thomas Miletich</name>
</author>
<published>2009-09-05T09:23:55+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/openslx-ng/ipxe.git/commit/?id=584e3782417051321d2537d71ac97aa29287cf1e'/>
<id>urn:sha1:584e3782417051321d2537d71ac97aa29287cf1e</id>
<content type='text'>
Both methods disabled packet tx and rx just to have it enabled again
by calling a3c90x_reset().
Fixed by disabling tx and rx after the call to a3c90x_reset().

Tested by booting Ubuntu intrepid(8.10) directly from gPXE and pxelinux.
Tested on 3c905, 3c905B, 3c905C.

Signed-off-by: Marty Connor &lt;mdc@etherboot.org&gt;
</content>
</entry>
<entry>
<title>[hermon] Reset device during probe()</title>
<updated>2009-10-14T01:11:16+00:00</updated>
<author>
<name>Michael Brown</name>
</author>
<published>2009-10-14T01:09:49+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/openslx-ng/ipxe.git/commit/?id=9f7141a1cedeca6d55b9ce43322f509a4577c883'/>
<id>urn:sha1:9f7141a1cedeca6d55b9ce43322f509a4577c883</id>
<content type='text'>
Some systems will retry their boot sequence in the event of a boot
failure.  On these systems, the second and subsequent boot attempts
will fail to initialise the Hermon HCA.

Fix by resetting the HCA during probe().  This incurs a one-second
cost, but there seems to be no viable alternative.

Originally-fixed-by: Itay Gazit &lt;itaygazit@gmail.com&gt;
</content>
</entry>
<entry>
<title>[pci] Add generic configuration space backup/restore facility</title>
<updated>2009-10-14T01:06:23+00:00</updated>
<author>
<name>Michael Brown</name>
</author>
<published>2009-10-14T01:06:01+00:00</published>
<link rel='alternate' type='text/html' href='https://git.openslx.org/openslx-ng/ipxe.git/commit/?id=4175b778c277c87980266c854139b7f93b5564d9'/>
<id>urn:sha1:4175b778c277c87980266c854139b7f93b5564d9</id>
<content type='text'>
Some devices can only be reset via a mechanism that also resets the
card's PCI core, thus necessitating a backup and restore of all or
part of the PCI configuration space across a reset.
</content>
</entry>
</feed>
