summaryrefslogtreecommitdiffstats
path: root/src/drivers/infiniband/qib_7322_regs.h
blob: 06c4676f9bfbe7a565ee685b1699428eda331cae (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
5016
5017
5018
5019
5020
5021
5022
5023
5024
5025
5026
5027
5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
5090
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115
5116
5117
5118
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
5132
5133
5134
5135
5136
5137
5138
5139
5140
5141
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246
5247
5248
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402
5403
5404
5405
5406
5407
5408
5409
5410
5411
5412
5413
5414
5415
5416
5417
5418
5419
5420
5421
5422
5423
5424
5425
5426
5427
5428
5429
5430
5431
5432
5433
5434
5435
5436
5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495
5496
5497
5498
5499
5500
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515
5516
5517
5518
5519
5520
5521
5522
5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570
5571
5572
5573
5574
5575
5576
5577
5578
5579
5580
5581
5582
5583
5584
5585
5586
5587
5588
5589
5590
5591
5592
5593
5594
5595
5596
5597
5598
5599
5600
5601
5602
5603
5604
5605
5606
5607
5608
5609
5610
5611
5612
5613
5614
5615
5616
5617
5618
5619
5620
5621
5622
5623
5624
5625
5626
5627
5628
5629
5630
5631
5632
5633
5634
5635
5636
5637
5638
5639
5640
5641
5642
5643
5644
5645
5646
5647
5648
5649
5650
5651
5652
5653
5654
5655
5656
5657
5658
5659
5660
5661
5662
5663
5664
5665
5666
5667
5668
5669
5670
5671
5672
5673
5674
5675
5676
5677
5678
5679
5680
5681
5682
5683
5684
5685
5686
5687
5688
5689
5690
5691
5692
5693
5694
5695
5696
5697
5698
5699
5700
5701
5702
5703
5704
5705
5706
5707
5708
5709
5710
5711
5712
5713
5714
5715
5716
5717
5718
5719
5720
5721
5722
5723
5724
5725
5726
5727
5728
5729
5730
5731
5732
5733
5734
5735
5736
5737
5738
5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794
5795
5796
5797
5798
5799
5800
5801
5802
5803
5804
5805
5806
5807
5808
5809
5810
5811
5812
5813
5814
5815
5816
5817
5818
5819
5820
5821
5822
5823
5824
5825
5826
5827
5828
5829
5830
5831
5832
5833
5834
5835
5836
5837
5838
5839
5840
5841
5842
5843
5844
5845
5846
5847
5848
5849
5850
5851
5852
5853
5854
5855
5856
5857
5858
5859
5860
5861
5862
5863
5864
5865
5866
5867
5868
5869
5870
5871
5872
5873
5874
5875
5876
5877
5878
5879
5880
5881
5882
5883
5884
5885
5886
5887
5888
5889
5890
5891
5892
5893
5894
5895
5896
5897
5898
5899
5900
5901
5902
5903
5904
5905
5906
5907
5908
5909
5910
5911
5912
5913
5914
5915
5916
5917
5918
5919
5920
5921
5922
5923
5924
5925
5926
5927
5928
5929
5930
5931
5932
5933
5934
5935
5936
5937
5938
5939
5940
5941
5942
5943
5944
5945
5946
5947
5948
5949
5950
5951
5952
5953
5954
5955
5956
5957
5958
5959
5960
5961
5962
5963
5964
5965
5966
5967
5968
5969
5970
5971
5972
5973
5974
5975
5976
5977
5978
5979
5980
5981
5982
5983
5984
5985
5986
5987
5988
5989
5990
5991
5992
5993
5994
5995
5996
5997
5998
5999
6000
6001
6002
6003
6004
6005
6006
6007
6008
6009
6010
6011
6012
6013
6014
6015
6016
6017
6018
6019
6020
6021
6022
6023
6024
6025
6026
6027
6028
6029
6030
6031
6032
6033
6034
6035
6036
6037
6038
6039
6040
6041
6042
6043
6044
6045
6046
6047
6048
6049
6050
6051
6052
6053
6054
6055
6056
6057
6058
6059
6060
6061
6062
6063
6064
6065
6066
6067
6068
6069
6070
6071
6072
6073
6074
6075
6076
6077
6078
6079
6080
6081
6082
6083
6084
6085
6086
6087
6088
6089
6090
6091
6092
6093
6094
6095
6096
6097
6098
6099
6100
6101
6102
6103
6104
6105
6106
6107
6108
6109
6110
6111
6112
6113
6114
6115
6116
6117
6118
6119
6120
6121
6122
6123
6124
6125
6126
6127
6128
6129
6130
6131
6132
6133
6134
6135
6136
6137
6138
6139
6140
6141
6142
6143
6144
6145
6146
6147
6148
6149
6150
6151
6152
6153
6154
6155
6156
6157
6158
6159
6160
6161
6162
6163
6164
6165
6166
6167
6168
6169
6170
6171
6172
6173
6174
6175
6176
6177
6178
6179
6180
6181
6182
6183
6184
6185
6186
6187
6188
6189
6190
6191
6192
6193
6194
6195
6196
6197
6198
6199
6200
6201
6202
6203
6204
6205
6206
6207
6208
6209
6210
6211
6212
6213
6214
6215
6216
6217
6218
6219
6220
6221
6222
6223
6224
6225
6226
6227
6228
6229
6230
6231
6232
6233
6234
6235
6236
6237
6238
6239
6240
6241
6242
6243
6244
6245
6246
6247
6248
6249
6250
6251
6252
6253
6254
6255
6256
6257
6258
6259
6260
6261
6262
6263
6264
6265
6266
6267
6268
6269
6270
6271
6272
6273
6274
6275
6276
6277
6278
6279
6280
6281
6282
6283
6284
6285
6286
6287
6288
6289
6290
6291
6292
6293
6294
6295
6296
6297
6298
6299
6300
6301
6302
6303
6304
6305
6306
6307
6308
6309
6310
6311
6312
6313
6314
6315
6316
6317
6318
6319
6320
6321
6322
6323
6324
6325
6326
6327
6328
6329
6330
6331
6332
6333
6334
6335
6336
6337
6338
6339
6340
6341
6342
6343
6344
6345
6346
6347
6348
6349
6350
6351
6352
6353
6354
6355
6356
6357
6358
6359
6360
6361
6362
6363
6364
6365
6366
6367
6368
6369
6370
6371
6372
6373
6374
6375
6376
6377
6378
6379
6380
6381
6382
6383
6384
6385
6386
6387
6388
6389
6390
6391
6392
6393
6394
6395
6396
6397
6398
6399
6400
6401
6402
6403
6404
6405
6406
6407
6408
6409
6410
6411
6412
6413
6414
6415
6416
6417
6418
6419
6420
6421
6422
6423
6424
6425
6426
6427
6428
6429
6430
6431
6432
6433
6434
6435
6436
6437
6438
6439
6440
6441
6442
6443
6444
6445
6446
6447
6448
6449
6450
6451
6452
6453
6454
6455
6456
6457
6458
6459
6460
6461
6462
6463
6464
6465
6466
6467
6468
6469
6470
6471
6472
6473
6474
6475
6476
6477
6478
6479
6480
6481
6482
6483
6484
6485
6486
6487
6488
6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500
6501
6502
6503
6504
6505
6506
6507
6508
6509
6510
6511
6512
6513
6514
6515
6516
6517
6518
6519
6520
6521
6522
6523
6524
6525
6526
6527
6528
6529
6530
6531
6532
6533
6534
6535
6536
6537
6538
6539
6540
6541
6542
6543
6544
6545
6546
6547
6548
6549
6550
6551
6552
6553
6554
6555
6556
6557
6558
6559
6560
6561
6562
6563
6564
6565
6566
6567
6568
6569
6570
6571
6572
6573
6574
6575
6576
6577
6578
6579
6580
6581
6582
6583
6584
6585
6586
6587
6588
6589
6590
6591
6592
6593
6594
6595
6596
6597
6598
6599
6600
6601
6602
6603
6604
6605
6606
6607
6608
6609
6610
6611
6612
6613
6614
6615
6616
6617
6618
6619
6620
6621
6622
6623
6624
6625
6626
6627
6628
6629
6630
6631
6632
6633
6634
6635
6636
6637
6638
6639
6640
6641
6642
6643
6644
6645
6646
6647
6648
6649
6650
6651
6652
6653
6654
6655
6656
6657
6658
6659
6660
6661
6662
6663
6664
6665
6666
6667
6668
6669
6670
6671
6672
6673
6674
6675
6676
6677
6678
6679
6680
6681
6682
6683
6684
6685
6686
6687
6688
6689
6690
6691
6692
6693
6694
6695
6696
6697
6698
6699
6700
6701
6702
6703
6704
6705
6706
6707
6708
6709
6710
6711
6712
6713
6714
6715
6716
6717
6718
6719
6720
6721
6722
6723
6724
6725
6726
6727
6728
6729
6730
6731
6732
6733
6734
6735
6736
6737
6738
6739
6740
6741
6742
6743
6744
6745
6746
6747
6748
6749
6750
6751
6752
6753
6754
6755
6756
6757
6758
6759
6760
6761
6762
6763
6764
6765
6766
6767
6768
6769
6770
6771
6772
6773
6774
6775
6776
6777
6778
6779
6780
6781
6782
6783
6784
6785
6786
6787
6788
6789
6790
6791
6792
6793
6794
6795
6796
6797
6798
6799
6800
6801
6802
6803
6804
6805
6806
6807
6808
6809
6810
6811
6812
6813
6814
6815
6816
6817
6818
6819
6820
6821
6822
6823
6824
6825
6826
6827
6828
6829
6830
6831
6832
6833
6834
6835
6836
6837
6838
6839
6840
6841
6842
6843
6844
6845
6846
6847
6848
6849
6850
6851
6852
6853
6854
6855
6856
6857
6858
6859
6860
6861
6862
6863
6864
6865
6866
6867
6868
6869
6870
6871
6872
6873
6874
6875
6876
6877
6878
6879
6880
6881
6882
6883
6884
6885
6886
6887
6888
6889
6890
6891
6892
6893
6894
6895
6896
6897
6898
6899
6900
6901
6902
6903
6904
6905
6906
6907
6908
6909
6910
6911
6912
6913
6914
6915
6916
6917
6918
6919
6920
6921
6922
6923
6924
6925
6926
6927
6928
6929
6930
6931
6932
6933
6934
6935
6936
6937
6938
6939
6940
6941
6942
6943
6944
6945
6946
6947
6948
6949
6950
6951
6952
6953
6954
6955
6956
6957
6958
6959
6960
6961
6962
6963
6964
6965
6966
6967
6968
6969
6970
6971
6972
6973
6974
6975
6976
6977
6978
6979
6980
6981
6982
6983
6984
6985
6986
6987
6988
6989
6990
6991
6992
6993
6994
6995
6996
6997
6998
6999
7000
7001
7002
7003
7004
7005
7006
7007
7008
7009
7010
7011
7012
7013
7014
7015
7016
7017
7018
7019
7020
7021
7022
7023
7024
7025
7026
7027
7028
7029
7030
7031
7032
7033
7034
7035
7036
7037
7038
7039
7040
7041
7042
7043
7044
7045
7046
7047
7048
7049
7050
7051
7052
7053
7054
7055
7056
7057
7058
7059
7060
7061
7062
7063
7064
7065
7066
7067
7068
7069
7070
7071
7072
7073
7074
7075
7076
7077
7078
7079
7080
7081
7082
7083
7084
7085
7086
7087
7088
7089
7090
7091
7092
7093
7094
7095
7096
7097
7098
7099
7100
7101
7102
7103
7104
7105
7106
7107
7108
7109
7110
7111
7112
7113
7114
7115
7116
7117
7118
7119
7120
7121
7122
7123
7124
7125
7126
7127
7128
7129
7130
7131
7132
7133
7134
7135
7136
7137
7138
7139
7140
7141
7142
7143
7144
7145
7146
7147
7148
7149
7150
7151
7152
7153
7154
7155
7156
7157
7158
7159
7160
7161
7162
7163
7164
7165
7166
7167
7168
7169
7170
7171
7172
7173
7174
7175
7176
7177
7178
7179
7180
7181
7182
7183
7184
7185
7186
7187
7188
7189
7190
7191
7192
7193
7194
7195
7196
7197
7198
7199
7200
7201
7202
7203
7204
7205
7206
7207
7208
7209
7210
7211
7212
7213
7214
7215
7216
7217
7218
7219
7220
7221
7222
7223
7224
7225
7226
7227
7228
7229
7230
7231
7232
7233
7234
7235
7236
7237
7238
7239
7240
7241
7242
7243
7244
7245
7246
7247
7248
7249
7250
7251
7252
7253
7254
7255
7256
7257
7258
7259
7260
7261
/*
 * Copyright (c) 2008, 2009 QLogic Corporation. All rights reserved.
 *
 * This software is available to you under a choice of one of two
 * licenses.  You may choose to be licensed under the terms of the GNU
 * General Public License (GPL) Version 2, available from the file
 * COPYING in the main directory of this source tree, or the
 * OpenIB.org BSD license below:
 *
 *     Redistribution and use in source and binary forms, with or
 *     without modification, are permitted provided that the following
 *     conditions are met:
 *
 *      - Redistributions of source code must retain the above
 *        copyright notice, this list of conditions and the following
 *        disclaimer.
 *
 *      - Redistributions in binary form must reproduce the above
 *        copyright notice, this list of conditions and the following
 *        disclaimer in the documentation and/or other materials
 *        provided with the distribution.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */
/* This file is mechanically generated from RTL. Any hand-edits will be lost! */

/* This file has been further processed by ./drivers/infiniband/qib_genbits.pl */

FILE_LICENCE ( GPL2_ONLY );

#define QIB_7322_Revision_offset 0x00000000UL
struct QIB_7322_Revision_pb {
	pseudo_bit_t R_ChipRevMinor[8];
	pseudo_bit_t R_ChipRevMajor[8];
	pseudo_bit_t R_Arch[8];
	pseudo_bit_t R_SW[8];
	pseudo_bit_t BoardID[8];
	pseudo_bit_t R_Emulation_Revcode[22];
	pseudo_bit_t R_Emulation[1];
	pseudo_bit_t R_Simulator[1];
};
struct QIB_7322_Revision {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_Revision_pb );
};
/* Default value: 0x0000000002010601 */

#define QIB_7322_Control_offset 0x00000008UL
struct QIB_7322_Control_pb {
	pseudo_bit_t SyncReset[1];
	pseudo_bit_t FreezeMode[1];
	pseudo_bit_t _unused_0[1];
	pseudo_bit_t PCIERetryBufDiagEn[1];
	pseudo_bit_t SDmaDescFetchPriorityEn[1];
	pseudo_bit_t PCIEPostQDiagEn[1];
	pseudo_bit_t PCIECplQDiagEn[1];
	pseudo_bit_t _unused_1[57];
};
struct QIB_7322_Control {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_Control_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PageAlign_offset 0x00000010UL
/* Default value: 0x0000000000001000 */

#define QIB_7322_ContextCnt_offset 0x00000018UL
/* Default value: 0x0000000000000012 */

#define QIB_7322_Scratch_offset 0x00000020UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_CntrRegBase_offset 0x00000028UL
/* Default value: 0x0000000000011000 */

#define QIB_7322_SendRegBase_offset 0x00000030UL
/* Default value: 0x0000000000003000 */

#define QIB_7322_UserRegBase_offset 0x00000038UL
/* Default value: 0x0000000000200000 */

#define QIB_7322_DebugPortSel_offset 0x00000040UL
struct QIB_7322_DebugPortSel_pb {
	pseudo_bit_t DebugOutMuxSel[2];
	pseudo_bit_t _unused_0[28];
	pseudo_bit_t SrcMuxSel0[8];
	pseudo_bit_t SrcMuxSel1[8];
	pseudo_bit_t DbgClkPortSel[5];
	pseudo_bit_t EnDbgPort[1];
	pseudo_bit_t EnEnhancedDebugMode[1];
	pseudo_bit_t EnhMode_SrcMuxSelIndex[10];
	pseudo_bit_t EnhMode_SrcMuxSelWrEn[1];
};
struct QIB_7322_DebugPortSel {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_DebugPortSel_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_DebugPortNibbleSel_offset 0x00000048UL
struct QIB_7322_DebugPortNibbleSel_pb {
	pseudo_bit_t NibbleSel0[4];
	pseudo_bit_t NibbleSel1[4];
	pseudo_bit_t NibbleSel2[4];
	pseudo_bit_t NibbleSel3[4];
	pseudo_bit_t NibbleSel4[4];
	pseudo_bit_t NibbleSel5[4];
	pseudo_bit_t NibbleSel6[4];
	pseudo_bit_t NibbleSel7[4];
	pseudo_bit_t NibbleSel8[4];
	pseudo_bit_t NibbleSel9[4];
	pseudo_bit_t NibbleSel10[4];
	pseudo_bit_t NibbleSel11[4];
	pseudo_bit_t NibbleSel12[4];
	pseudo_bit_t NibbleSel13[4];
	pseudo_bit_t NibbleSel14[4];
	pseudo_bit_t NibbleSel15[4];
};
struct QIB_7322_DebugPortNibbleSel {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_DebugPortNibbleSel_pb );
};
/* Default value: 0xFEDCBA9876543210 */

#define QIB_7322_DebugSigsIntSel_offset 0x00000050UL
struct QIB_7322_DebugSigsIntSel_pb {
	pseudo_bit_t debug_port_sel_pcs_pipe_lane07[3];
	pseudo_bit_t debug_port_sel_pcs_pipe_lane815[3];
	pseudo_bit_t debug_port_sel_pcs_sdout[1];
	pseudo_bit_t debug_port_sel_pcs_symlock_elfifo_lane[4];
	pseudo_bit_t debug_port_sel_pcs_rxdet_encdec_lane[3];
	pseudo_bit_t EnableSDma_SelfDrain[1];
	pseudo_bit_t debug_port_sel_pcie_rx_tx[1];
	pseudo_bit_t _unused_0[1];
	pseudo_bit_t debug_port_sel_tx_ibport[1];
	pseudo_bit_t debug_port_sel_tx_sdma[1];
	pseudo_bit_t debug_port_sel_rx_ibport[1];
	pseudo_bit_t _unused_1[12];
	pseudo_bit_t debug_port_sel_xgxs_0[4];
	pseudo_bit_t debug_port_sel_credit_a_0[3];
	pseudo_bit_t debug_port_sel_credit_b_0[3];
	pseudo_bit_t debug_port_sel_xgxs_1[4];
	pseudo_bit_t debug_port_sel_credit_a_1[3];
	pseudo_bit_t debug_port_sel_credit_b_1[3];
	pseudo_bit_t _unused_2[12];
};
struct QIB_7322_DebugSigsIntSel {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_DebugSigsIntSel_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_DebugPortValueReg_offset 0x00000058UL

#define QIB_7322_IntBlocked_offset 0x00000060UL
struct QIB_7322_IntBlocked_pb {
	pseudo_bit_t RcvAvail0IntBlocked[1];
	pseudo_bit_t RcvAvail1IntBlocked[1];
	pseudo_bit_t RcvAvail2IntBlocked[1];
	pseudo_bit_t RcvAvail3IntBlocked[1];
	pseudo_bit_t RcvAvail4IntBlocked[1];
	pseudo_bit_t RcvAvail5IntBlocked[1];
	pseudo_bit_t RcvAvail6IntBlocked[1];
	pseudo_bit_t RcvAvail7IntBlocked[1];
	pseudo_bit_t RcvAvail8IntBlocked[1];
	pseudo_bit_t RcvAvail9IntBlocked[1];
	pseudo_bit_t RcvAvail10IntBlocked[1];
	pseudo_bit_t RcvAvail11IntBlocked[1];
	pseudo_bit_t RcvAvail12IntBlocked[1];
	pseudo_bit_t RcvAvail13IntBlocked[1];
	pseudo_bit_t RcvAvail14IntBlocked[1];
	pseudo_bit_t RcvAvail15IntBlocked[1];
	pseudo_bit_t RcvAvail16IntBlocked[1];
	pseudo_bit_t RcvAvail17IntBlocked[1];
	pseudo_bit_t _unused_0[5];
	pseudo_bit_t SendBufAvailIntBlocked[1];
	pseudo_bit_t SendDoneIntBlocked_0[1];
	pseudo_bit_t SendDoneIntBlocked_1[1];
	pseudo_bit_t _unused_1[2];
	pseudo_bit_t AssertGPIOIntBlocked[1];
	pseudo_bit_t ErrIntBlocked[1];
	pseudo_bit_t ErrIntBlocked_0[1];
	pseudo_bit_t ErrIntBlocked_1[1];
	pseudo_bit_t RcvUrg0IntBlocked[1];
	pseudo_bit_t RcvUrg1IntBlocked[1];
	pseudo_bit_t RcvUrg2IntBlocked[1];
	pseudo_bit_t RcvUrg3IntBlocked[1];
	pseudo_bit_t RcvUrg4IntBlocked[1];
	pseudo_bit_t RcvUrg5IntBlocked[1];
	pseudo_bit_t RcvUrg6IntBlocked[1];
	pseudo_bit_t RcvUrg7IntBlocked[1];
	pseudo_bit_t RcvUrg8IntBlocked[1];
	pseudo_bit_t RcvUrg9IntBlocked[1];
	pseudo_bit_t RcvUrg10IntBlocked[1];
	pseudo_bit_t RcvUrg11IntBlocked[1];
	pseudo_bit_t RcvUrg12IntBlocked[1];
	pseudo_bit_t RcvUrg13IntBlocked[1];
	pseudo_bit_t RcvUrg14IntBlocked[1];
	pseudo_bit_t RcvUrg15IntBlocked[1];
	pseudo_bit_t RcvUrg16IntBlocked[1];
	pseudo_bit_t RcvUrg17IntBlocked[1];
	pseudo_bit_t _unused_2[6];
	pseudo_bit_t SDmaCleanupDoneBlocked_0[1];
	pseudo_bit_t SDmaCleanupDoneBlocked_1[1];
	pseudo_bit_t SDmaIdleIntBlocked_0[1];
	pseudo_bit_t SDmaIdleIntBlocked_1[1];
	pseudo_bit_t SDmaProgressIntBlocked_0[1];
	pseudo_bit_t SDmaProgressIntBlocked_1[1];
	pseudo_bit_t SDmaIntBlocked_0[1];
	pseudo_bit_t SDmaIntBlocked_1[1];
};
struct QIB_7322_IntBlocked {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IntBlocked_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_IntMask_offset 0x00000068UL
struct QIB_7322_IntMask_pb {
	pseudo_bit_t RcvAvail0IntMask[1];
	pseudo_bit_t RcvAvail1IntMask[1];
	pseudo_bit_t RcvAvail2IntMask[1];
	pseudo_bit_t RcvAvail3IntMask[1];
	pseudo_bit_t RcvAvail4IntMask[1];
	pseudo_bit_t RcvAvail5IntMask[1];
	pseudo_bit_t RcvAvail6IntMask[1];
	pseudo_bit_t RcvAvail7IntMask[1];
	pseudo_bit_t RcvAvail8IntMask[1];
	pseudo_bit_t RcvAvail9IntMask[1];
	pseudo_bit_t RcvAvail10IntMask[1];
	pseudo_bit_t RcvAvail11IntMask[1];
	pseudo_bit_t RcvAvail12IntMask[1];
	pseudo_bit_t RcvAvail13IntMask[1];
	pseudo_bit_t RcvAvail14IntMask[1];
	pseudo_bit_t RcvAvail15IntMask[1];
	pseudo_bit_t RcvAvail16IntMask[1];
	pseudo_bit_t RcvAvail17IntMask[1];
	pseudo_bit_t _unused_0[5];
	pseudo_bit_t SendBufAvailIntMask[1];
	pseudo_bit_t SendDoneIntMask_0[1];
	pseudo_bit_t SendDoneIntMask_1[1];
	pseudo_bit_t _unused_1[2];
	pseudo_bit_t AssertGPIOIntMask[1];
	pseudo_bit_t ErrIntMask[1];
	pseudo_bit_t ErrIntMask_0[1];
	pseudo_bit_t ErrIntMask_1[1];
	pseudo_bit_t RcvUrg0IntMask[1];
	pseudo_bit_t RcvUrg1IntMask[1];
	pseudo_bit_t RcvUrg2IntMask[1];
	pseudo_bit_t RcvUrg3IntMask[1];
	pseudo_bit_t RcvUrg4IntMask[1];
	pseudo_bit_t RcvUrg5IntMask[1];
	pseudo_bit_t RcvUrg6IntMask[1];
	pseudo_bit_t RcvUrg7IntMask[1];
	pseudo_bit_t RcvUrg8IntMask[1];
	pseudo_bit_t RcvUrg9IntMask[1];
	pseudo_bit_t RcvUrg10IntMask[1];
	pseudo_bit_t RcvUrg11IntMask[1];
	pseudo_bit_t RcvUrg12IntMask[1];
	pseudo_bit_t RcvUrg13IntMask[1];
	pseudo_bit_t RcvUrg14IntMask[1];
	pseudo_bit_t RcvUrg15IntMask[1];
	pseudo_bit_t RcvUrg16IntMask[1];
	pseudo_bit_t RcvUrg17IntMask[1];
	pseudo_bit_t _unused_2[6];
	pseudo_bit_t SDmaCleanupDoneMask_0[1];
	pseudo_bit_t SDmaCleanupDoneMask_1[1];
	pseudo_bit_t SDmaIdleIntMask_0[1];
	pseudo_bit_t SDmaIdleIntMask_1[1];
	pseudo_bit_t SDmaProgressIntMask_0[1];
	pseudo_bit_t SDmaProgressIntMask_1[1];
	pseudo_bit_t SDmaIntMask_0[1];
	pseudo_bit_t SDmaIntMask_1[1];
};
struct QIB_7322_IntMask {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IntMask_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_IntStatus_offset 0x00000070UL
struct QIB_7322_IntStatus_pb {
	pseudo_bit_t RcvAvail0[1];
	pseudo_bit_t RcvAvail1[1];
	pseudo_bit_t RcvAvail2[1];
	pseudo_bit_t RcvAvail3[1];
	pseudo_bit_t RcvAvail4[1];
	pseudo_bit_t RcvAvail5[1];
	pseudo_bit_t RcvAvail6[1];
	pseudo_bit_t RcvAvail7[1];
	pseudo_bit_t RcvAvail8[1];
	pseudo_bit_t RcvAvail9[1];
	pseudo_bit_t RcvAvail10[1];
	pseudo_bit_t RcvAvail11[1];
	pseudo_bit_t RcvAvail12[1];
	pseudo_bit_t RcvAvail13[1];
	pseudo_bit_t RcvAvail14[1];
	pseudo_bit_t RcvAvail15[1];
	pseudo_bit_t RcvAvail16[1];
	pseudo_bit_t RcvAvail17[1];
	pseudo_bit_t _unused_0[5];
	pseudo_bit_t SendBufAvail[1];
	pseudo_bit_t SendDone_0[1];
	pseudo_bit_t SendDone_1[1];
	pseudo_bit_t _unused_1[2];
	pseudo_bit_t AssertGPIO[1];
	pseudo_bit_t Err[1];
	pseudo_bit_t Err_0[1];
	pseudo_bit_t Err_1[1];
	pseudo_bit_t RcvUrg0[1];
	pseudo_bit_t RcvUrg1[1];
	pseudo_bit_t RcvUrg2[1];
	pseudo_bit_t RcvUrg3[1];
	pseudo_bit_t RcvUrg4[1];
	pseudo_bit_t RcvUrg5[1];
	pseudo_bit_t RcvUrg6[1];
	pseudo_bit_t RcvUrg7[1];
	pseudo_bit_t RcvUrg8[1];
	pseudo_bit_t RcvUrg9[1];
	pseudo_bit_t RcvUrg10[1];
	pseudo_bit_t RcvUrg11[1];
	pseudo_bit_t RcvUrg12[1];
	pseudo_bit_t RcvUrg13[1];
	pseudo_bit_t RcvUrg14[1];
	pseudo_bit_t RcvUrg15[1];
	pseudo_bit_t RcvUrg16[1];
	pseudo_bit_t RcvUrg17[1];
	pseudo_bit_t _unused_2[6];
	pseudo_bit_t SDmaCleanupDone_0[1];
	pseudo_bit_t SDmaCleanupDone_1[1];
	pseudo_bit_t SDmaIdleInt_0[1];
	pseudo_bit_t SDmaIdleInt_1[1];
	pseudo_bit_t SDmaProgressInt_0[1];
	pseudo_bit_t SDmaProgressInt_1[1];
	pseudo_bit_t SDmaInt_0[1];
	pseudo_bit_t SDmaInt_1[1];
};
struct QIB_7322_IntStatus {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IntStatus_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_IntClear_offset 0x00000078UL
struct QIB_7322_IntClear_pb {
	pseudo_bit_t RcvAvail0IntClear[1];
	pseudo_bit_t RcvAvail1IntClear[1];
	pseudo_bit_t RcvAvail2IntClear[1];
	pseudo_bit_t RcvAvail3IntClear[1];
	pseudo_bit_t RcvAvail4IntClear[1];
	pseudo_bit_t RcvAvail5IntClear[1];
	pseudo_bit_t RcvAvail6IntClear[1];
	pseudo_bit_t RcvAvail7IntClear[1];
	pseudo_bit_t RcvAvail8IntClear[1];
	pseudo_bit_t RcvAvail9IntClear[1];
	pseudo_bit_t RcvAvail10IntClear[1];
	pseudo_bit_t RcvAvail11IntClear[1];
	pseudo_bit_t RcvAvail12IntClear[1];
	pseudo_bit_t RcvAvail13IntClear[1];
	pseudo_bit_t RcvAvail14IntClear[1];
	pseudo_bit_t RcvAvail15IntClear[1];
	pseudo_bit_t RcvAvail16IntClear[1];
	pseudo_bit_t RcvAvail17IntClear[1];
	pseudo_bit_t _unused_0[5];
	pseudo_bit_t SendBufAvailIntClear[1];
	pseudo_bit_t SendDoneIntClear_0[1];
	pseudo_bit_t SendDoneIntClear_1[1];
	pseudo_bit_t _unused_1[2];
	pseudo_bit_t AssertGPIOIntClear[1];
	pseudo_bit_t ErrIntClear[1];
	pseudo_bit_t ErrIntClear_0[1];
	pseudo_bit_t ErrIntClear_1[1];
	pseudo_bit_t RcvUrg0IntClear[1];
	pseudo_bit_t RcvUrg1IntClear[1];
	pseudo_bit_t RcvUrg2IntClear[1];
	pseudo_bit_t RcvUrg3IntClear[1];
	pseudo_bit_t RcvUrg4IntClear[1];
	pseudo_bit_t RcvUrg5IntClear[1];
	pseudo_bit_t RcvUrg6IntClear[1];
	pseudo_bit_t RcvUrg7IntClear[1];
	pseudo_bit_t RcvUrg8IntClear[1];
	pseudo_bit_t RcvUrg9IntClear[1];
	pseudo_bit_t RcvUrg10IntClear[1];
	pseudo_bit_t RcvUrg11IntClear[1];
	pseudo_bit_t RcvUrg12IntClear[1];
	pseudo_bit_t RcvUrg13IntClear[1];
	pseudo_bit_t RcvUrg14IntClear[1];
	pseudo_bit_t RcvUrg15IntClear[1];
	pseudo_bit_t RcvUrg16IntClear[1];
	pseudo_bit_t RcvUrg17IntClear[1];
	pseudo_bit_t _unused_2[6];
	pseudo_bit_t SDmaCleanupDoneClear_0[1];
	pseudo_bit_t SDmaCleanupDoneClear_1[1];
	pseudo_bit_t SDmaIdleIntClear_0[1];
	pseudo_bit_t SDmaIdleIntClear_1[1];
	pseudo_bit_t SDmaProgressIntClear_0[1];
	pseudo_bit_t SDmaProgressIntClear_1[1];
	pseudo_bit_t SDmaIntClear_0[1];
	pseudo_bit_t SDmaIntClear_1[1];
};
struct QIB_7322_IntClear {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IntClear_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ErrMask_offset 0x00000080UL
struct QIB_7322_ErrMask_pb {
	pseudo_bit_t _unused_0[12];
	pseudo_bit_t RcvEgrFullErrMask[1];
	pseudo_bit_t RcvHdrFullErrMask[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t SDmaBufMaskDuplicateErrMask[1];
	pseudo_bit_t SDmaWrongPortErrMask[1];
	pseudo_bit_t SendSpecialTriggerErrMask[1];
	pseudo_bit_t _unused_2[7];
	pseudo_bit_t SendArmLaunchErrMask[1];
	pseudo_bit_t SendVLMismatchErrMask[1];
	pseudo_bit_t _unused_3[15];
	pseudo_bit_t RcvContextShareErrMask[1];
	pseudo_bit_t InvalidEEPCmdMask[1];
	pseudo_bit_t _unused_4[1];
	pseudo_bit_t SBufVL15MisUseErrMask[1];
	pseudo_bit_t SDmaVL15ErrMask[1];
	pseudo_bit_t _unused_5[4];
	pseudo_bit_t InvalidAddrErrMask[1];
	pseudo_bit_t HardwareErrMask[1];
	pseudo_bit_t ResetNegatedMask[1];
};
struct QIB_7322_ErrMask {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ErrMask_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ErrStatus_offset 0x00000088UL
struct QIB_7322_ErrStatus_pb {
	pseudo_bit_t _unused_0[12];
	pseudo_bit_t RcvEgrFullErr[1];
	pseudo_bit_t RcvHdrFullErr[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t SDmaBufMaskDuplicateErr[1];
	pseudo_bit_t SDmaWrongPortErr[1];
	pseudo_bit_t SendSpecialTriggerErr[1];
	pseudo_bit_t _unused_2[7];
	pseudo_bit_t SendArmLaunchErr[1];
	pseudo_bit_t SendVLMismatchErr[1];
	pseudo_bit_t _unused_3[15];
	pseudo_bit_t RcvContextShareErr[1];
	pseudo_bit_t InvalidEEPCmdErr[1];
	pseudo_bit_t _unused_4[1];
	pseudo_bit_t SBufVL15MisUseErr[1];
	pseudo_bit_t SDmaVL15Err[1];
	pseudo_bit_t _unused_5[4];
	pseudo_bit_t InvalidAddrErr[1];
	pseudo_bit_t HardwareErr[1];
	pseudo_bit_t ResetNegated[1];
};
struct QIB_7322_ErrStatus {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ErrStatus_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ErrClear_offset 0x00000090UL
struct QIB_7322_ErrClear_pb {
	pseudo_bit_t _unused_0[12];
	pseudo_bit_t RcvEgrFullErrClear[1];
	pseudo_bit_t RcvHdrFullErrClear[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t SDmaBufMaskDuplicateErrClear[1];
	pseudo_bit_t SDmaWrongPortErrClear[1];
	pseudo_bit_t SendSpecialTriggerErrClear[1];
	pseudo_bit_t _unused_2[7];
	pseudo_bit_t SendArmLaunchErrClear[1];
	pseudo_bit_t SendVLMismatchErrMask[1];
	pseudo_bit_t _unused_3[15];
	pseudo_bit_t RcvContextShareErrClear[1];
	pseudo_bit_t InvalidEEPCmdErrClear[1];
	pseudo_bit_t _unused_4[1];
	pseudo_bit_t SBufVL15MisUseErrClear[1];
	pseudo_bit_t SDmaVL15ErrClear[1];
	pseudo_bit_t _unused_5[4];
	pseudo_bit_t InvalidAddrErrClear[1];
	pseudo_bit_t HardwareErrClear[1];
	pseudo_bit_t ResetNegatedClear[1];
};
struct QIB_7322_ErrClear {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ErrClear_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_HwErrMask_offset 0x00000098UL
struct QIB_7322_HwErrMask_pb {
	pseudo_bit_t _unused_0[11];
	pseudo_bit_t LATriggeredMask[1];
	pseudo_bit_t statusValidNoEopMask_0[1];
	pseudo_bit_t IBCBusFromSPCParityErrMask_0[1];
	pseudo_bit_t statusValidNoEopMask_1[1];
	pseudo_bit_t IBCBusFromSPCParityErrMask_1[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t SDmaMemReadErrMask_0[1];
	pseudo_bit_t SDmaMemReadErrMask_1[1];
	pseudo_bit_t PciePoisonedTLPMask[1];
	pseudo_bit_t PcieCplTimeoutMask[1];
	pseudo_bit_t PCIeBusParityErrMask[3];
	pseudo_bit_t pcie_phy_txParityErr[1];
	pseudo_bit_t _unused_2[13];
	pseudo_bit_t MemoryErrMask[1];
	pseudo_bit_t _unused_3[4];
	pseudo_bit_t TempsenseTholdReachedMask[1];
	pseudo_bit_t PowerOnBISTFailedMask[1];
	pseudo_bit_t PCIESerdesPClkNotDetectMask[1];
	pseudo_bit_t _unused_4[6];
	pseudo_bit_t IBSerdesPClkNotDetectMask_0[1];
	pseudo_bit_t IBSerdesPClkNotDetectMask_1[1];
};
struct QIB_7322_HwErrMask {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_HwErrMask_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_HwErrStatus_offset 0x000000a0UL
struct QIB_7322_HwErrStatus_pb {
	pseudo_bit_t _unused_0[11];
	pseudo_bit_t LATriggered[1];
	pseudo_bit_t statusValidNoEop_0[1];
	pseudo_bit_t IBCBusFromSPCParityErr_0[1];
	pseudo_bit_t statusValidNoEop_1[1];
	pseudo_bit_t IBCBusFromSPCParityErr_1[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t SDmaMemReadErr_0[1];
	pseudo_bit_t SDmaMemReadErr_1[1];
	pseudo_bit_t PciePoisonedTLP[1];
	pseudo_bit_t PcieCplTimeout[1];
	pseudo_bit_t PCIeBusParity[3];
	pseudo_bit_t pcie_phy_txParityErr[1];
	pseudo_bit_t _unused_2[13];
	pseudo_bit_t MemoryErr[1];
	pseudo_bit_t _unused_3[4];
	pseudo_bit_t TempsenseTholdReached[1];
	pseudo_bit_t PowerOnBISTFailed[1];
	pseudo_bit_t PCIESerdesPClkNotDetect[1];
	pseudo_bit_t _unused_4[6];
	pseudo_bit_t IBSerdesPClkNotDetect_0[1];
	pseudo_bit_t IBSerdesPClkNotDetect_1[1];
};
struct QIB_7322_HwErrStatus {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_HwErrStatus_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_HwErrClear_offset 0x000000a8UL
struct QIB_7322_HwErrClear_pb {
	pseudo_bit_t _unused_0[11];
	pseudo_bit_t LATriggeredClear[1];
	pseudo_bit_t IBCBusToSPCparityErrClear_0[1];
	pseudo_bit_t IBCBusFromSPCParityErrClear_0[1];
	pseudo_bit_t IBCBusToSPCparityErrClear_1[1];
	pseudo_bit_t IBCBusFromSPCParityErrClear_1[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t SDmaMemReadErrClear_0[1];
	pseudo_bit_t SDmaMemReadErrClear_1[1];
	pseudo_bit_t PciePoisonedTLPClear[1];
	pseudo_bit_t PcieCplTimeoutClear[1];
	pseudo_bit_t PCIeBusParityClear[3];
	pseudo_bit_t pcie_phy_txParityErr[1];
	pseudo_bit_t _unused_2[13];
	pseudo_bit_t MemoryErrClear[1];
	pseudo_bit_t _unused_3[4];
	pseudo_bit_t TempsenseTholdReachedClear[1];
	pseudo_bit_t PowerOnBISTFailedClear[1];
	pseudo_bit_t PCIESerdesPClkNotDetectClear[1];
	pseudo_bit_t _unused_4[6];
	pseudo_bit_t IBSerdesPClkNotDetectClear_0[1];
	pseudo_bit_t IBSerdesPClkNotDetectClear_1[1];
};
struct QIB_7322_HwErrClear {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_HwErrClear_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_HwDiagCtrl_offset 0x000000b0UL
struct QIB_7322_HwDiagCtrl_pb {
	pseudo_bit_t _unused_0[12];
	pseudo_bit_t ForcestatusValidNoEop_0[1];
	pseudo_bit_t ForceIBCBusFromSPCParityErr_0[1];
	pseudo_bit_t ForcestatusValidNoEop_1[1];
	pseudo_bit_t ForceIBCBusFromSPCParityErr_1[1];
	pseudo_bit_t _unused_1[15];
	pseudo_bit_t forcePCIeBusParity[4];
	pseudo_bit_t _unused_2[25];
	pseudo_bit_t CounterDisable[1];
	pseudo_bit_t CounterWrEnable[1];
	pseudo_bit_t _unused_3[1];
	pseudo_bit_t Diagnostic[1];
};
struct QIB_7322_HwDiagCtrl {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_HwDiagCtrl_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_EXTStatus_offset 0x000000c0UL
struct QIB_7322_EXTStatus_pb {
	pseudo_bit_t _unused_0[14];
	pseudo_bit_t MemBISTEndTest[1];
	pseudo_bit_t MemBISTDisabled[1];
	pseudo_bit_t _unused_1[32];
	pseudo_bit_t GPIOIn[16];
};
struct QIB_7322_EXTStatus {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_EXTStatus_pb );
};
/* Default value: 0x000000000000X000 */

#define QIB_7322_EXTCtrl_offset 0x000000c8UL
struct QIB_7322_EXTCtrl_pb {
	pseudo_bit_t LEDPort0YellowOn[1];
	pseudo_bit_t LEDPort0GreenOn[1];
	pseudo_bit_t LEDPort1YellowOn[1];
	pseudo_bit_t LEDPort1GreenOn[1];
	pseudo_bit_t _unused_0[28];
	pseudo_bit_t GPIOInvert[16];
	pseudo_bit_t GPIOOe[16];
};
struct QIB_7322_EXTCtrl {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_EXTCtrl_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_GPIODebugSelReg_offset 0x000000d8UL
struct QIB_7322_GPIODebugSelReg_pb {
	pseudo_bit_t GPIOSourceSelDebug[16];
	pseudo_bit_t SelPulse[16];
	pseudo_bit_t _unused_0[32];
};
struct QIB_7322_GPIODebugSelReg {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_GPIODebugSelReg_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_GPIOOut_offset 0x000000e0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_GPIOMask_offset 0x000000e8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_GPIOStatus_offset 0x000000f0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_GPIOClear_offset 0x000000f8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvCtrl_offset 0x00000100UL
struct QIB_7322_RcvCtrl_pb {
	pseudo_bit_t dontDropRHQFull[18];
	pseudo_bit_t _unused_0[2];
	pseudo_bit_t IntrAvail[18];
	pseudo_bit_t _unused_1[3];
	pseudo_bit_t ContextCfg[2];
	pseudo_bit_t TidFlowEnable[1];
	pseudo_bit_t XrcTypeCode[3];
	pseudo_bit_t TailUpd[1];
	pseudo_bit_t TidReDirect[16];
};
struct QIB_7322_RcvCtrl {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvCtrl_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrSize_offset 0x00000110UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrCnt_offset 0x00000118UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrEntSize_offset 0x00000120UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDBase_offset 0x00000128UL
/* Default value: 0x0000000000050000 */

#define QIB_7322_RcvTIDCnt_offset 0x00000130UL
/* Default value: 0x0000000000000200 */

#define QIB_7322_RcvEgrBase_offset 0x00000138UL
/* Default value: 0x0000000000014000 */

#define QIB_7322_RcvEgrCnt_offset 0x00000140UL
/* Default value: 0x0000000000001000 */

#define QIB_7322_RcvBufBase_offset 0x00000148UL
/* Default value: 0x0000000000080000 */

#define QIB_7322_RcvBufSize_offset 0x00000150UL
/* Default value: 0x0000000000005000 */

#define QIB_7322_RxIntMemBase_offset 0x00000158UL
/* Default value: 0x0000000000077000 */

#define QIB_7322_RxIntMemSize_offset 0x00000160UL
/* Default value: 0x0000000000007000 */

#define QIB_7322_encryption_key_low_offset 0x00000180UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_encryption_key_high_offset 0x00000188UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_feature_mask_offset 0x00000190UL
/* Default value: 0x00000000000000XX */

#define QIB_7322_active_feature_mask_offset 0x00000198UL
struct QIB_7322_active_feature_mask_pb {
	pseudo_bit_t Port0_SDR_Enabled[1];
	pseudo_bit_t Port0_DDR_Enabled[1];
	pseudo_bit_t Port0_QDR_Enabled[1];
	pseudo_bit_t Port1_SDR_Enabled[1];
	pseudo_bit_t Port1_DDR_Enabled[1];
	pseudo_bit_t Port1_QDR_Enabled[1];
	pseudo_bit_t _unused_0[58];
};
struct QIB_7322_active_feature_mask {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_active_feature_mask_pb );
};
/* Default value: 0x00000000000000XX */

#define QIB_7322_SendCtrl_offset 0x000001c0UL
struct QIB_7322_SendCtrl_pb {
	pseudo_bit_t _unused_0[1];
	pseudo_bit_t SendIntBufAvail[1];
	pseudo_bit_t SendBufAvailUpd[1];
	pseudo_bit_t _unused_1[1];
	pseudo_bit_t SpecialTriggerEn[1];
	pseudo_bit_t _unused_2[11];
	pseudo_bit_t DisarmSendBuf[8];
	pseudo_bit_t AvailUpdThld[5];
	pseudo_bit_t SendBufAvailPad64Byte[1];
	pseudo_bit_t _unused_3[1];
	pseudo_bit_t Disarm[1];
	pseudo_bit_t _unused_4[32];
};
struct QIB_7322_SendCtrl {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendCtrl_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufBase_offset 0x000001c8UL
struct QIB_7322_SendBufBase_pb {
	pseudo_bit_t BaseAddr_SmallPIO[21];
	pseudo_bit_t _unused_0[11];
	pseudo_bit_t BaseAddr_LargePIO[21];
	pseudo_bit_t _unused_1[11];
};
struct QIB_7322_SendBufBase {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendBufBase_pb );
};
/* Default value: 0x0018000000100000 */

#define QIB_7322_SendBufSize_offset 0x000001d0UL
struct QIB_7322_SendBufSize_pb {
	pseudo_bit_t Size_SmallPIO[12];
	pseudo_bit_t _unused_0[20];
	pseudo_bit_t Size_LargePIO[13];
	pseudo_bit_t _unused_1[19];
};
struct QIB_7322_SendBufSize {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendBufSize_pb );
};
/* Default value: 0x0000108000000880 */

#define QIB_7322_SendBufCnt_offset 0x000001d8UL
struct QIB_7322_SendBufCnt_pb {
	pseudo_bit_t Num_SmallBuffers[9];
	pseudo_bit_t _unused_0[23];
	pseudo_bit_t Num_LargeBuffers[6];
	pseudo_bit_t _unused_1[26];
};
struct QIB_7322_SendBufCnt {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendBufCnt_pb );
};
/* Default value: 0x0000002000000080 */

#define QIB_7322_SendBufAvailAddr_offset 0x000001e0UL
struct QIB_7322_SendBufAvailAddr_pb {
	pseudo_bit_t _unused_0[6];
	pseudo_bit_t SendBufAvailAddr[34];
	pseudo_bit_t _unused_1[24];
};
struct QIB_7322_SendBufAvailAddr {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendBufAvailAddr_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxIntMemBase_offset 0x000001e8UL
/* Default value: 0x0000000000064000 */

#define QIB_7322_TxIntMemSize_offset 0x000001f0UL
/* Default value: 0x000000000000C000 */

#define QIB_7322_SendBufErr0_offset 0x00000240UL
struct QIB_7322_SendBufErr0_pb {
	pseudo_bit_t SendBufErr_63_0[64];
};
struct QIB_7322_SendBufErr0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendBufErr0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_AvailUpdCount_offset 0x00000268UL
struct QIB_7322_AvailUpdCount_pb {
	pseudo_bit_t AvailUpdCount[5];
	pseudo_bit_t _unused_0[59];
};
struct QIB_7322_AvailUpdCount {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_AvailUpdCount_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrAddr0_offset 0x00000280UL
struct QIB_7322_RcvHdrAddr0_pb {
	pseudo_bit_t _unused_0[2];
	pseudo_bit_t RcvHdrAddr[38];
	pseudo_bit_t _unused_1[24];
};
struct QIB_7322_RcvHdrAddr0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrAddr0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTailAddr0_offset 0x00000340UL
struct QIB_7322_RcvHdrTailAddr0_pb {
	pseudo_bit_t _unused_0[2];
	pseudo_bit_t RcvHdrTailAddr[38];
	pseudo_bit_t _unused_1[24];
};
struct QIB_7322_RcvHdrTailAddr0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrTailAddr0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_EEPCtlStat_offset 0x000003e8UL
struct QIB_7322_EEPCtlStat_pb {
	pseudo_bit_t EPAccEn[2];
	pseudo_bit_t EPReset[1];
	pseudo_bit_t ByteProg[1];
	pseudo_bit_t PageMode[1];
	pseudo_bit_t LstDatWr[1];
	pseudo_bit_t CmdWrErr[1];
	pseudo_bit_t _unused_0[24];
	pseudo_bit_t CtlrStat[1];
	pseudo_bit_t _unused_1[32];
};
struct QIB_7322_EEPCtlStat {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_EEPCtlStat_pb );
};
/* Default value: 0x0000000000000002 */

#define QIB_7322_EEPAddrCmd_offset 0x000003f0UL
struct QIB_7322_EEPAddrCmd_pb {
	pseudo_bit_t EPAddr[24];
	pseudo_bit_t EPCmd[8];
	pseudo_bit_t _unused_0[32];
};
struct QIB_7322_EEPAddrCmd {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_EEPAddrCmd_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_EEPData_offset 0x000003f8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_efuse_control_reg_offset 0x00000410UL
struct QIB_7322_efuse_control_reg_pb {
	pseudo_bit_t address[11];
	pseudo_bit_t last_program_address[11];
	pseudo_bit_t operation[2];
	pseudo_bit_t start_operation[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t req_err[1];
	pseudo_bit_t read_data_valid[1];
	pseudo_bit_t rdy[1];
	pseudo_bit_t _unused_1[32];
};
struct QIB_7322_efuse_control_reg {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_efuse_control_reg_pb );
};
/* Default value: 0x0000000080000000 */

#define QIB_7322_efuse_data_reg_offset 0x00000418UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_voltage_margin_reg_offset 0x00000428UL
struct QIB_7322_voltage_margin_reg_pb {
	pseudo_bit_t voltage_margin_settings_enable[1];
	pseudo_bit_t voltage_margin_settings[2];
	pseudo_bit_t _unused_0[61];
};
struct QIB_7322_voltage_margin_reg {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_voltage_margin_reg_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_VTSense_reg_offset 0x00000430UL
struct QIB_7322_VTSense_reg_pb {
	pseudo_bit_t temp_sense_select[3];
	pseudo_bit_t adc_mode[1];
	pseudo_bit_t start_busy[1];
	pseudo_bit_t power_down[1];
	pseudo_bit_t threshold[10];
	pseudo_bit_t sensor_output_data[10];
	pseudo_bit_t _unused_0[1];
	pseudo_bit_t threshold_limbit[1];
	pseudo_bit_t _unused_1[3];
	pseudo_bit_t output_valid[1];
	pseudo_bit_t _unused_2[32];
};
struct QIB_7322_VTSense_reg {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_VTSense_reg_pb );
};
/* Default value: 0x0000000000000020 */

#define QIB_7322_procmon_reg_offset 0x00000438UL
struct QIB_7322_procmon_reg_pb {
	pseudo_bit_t ring_osc_select[3];
	pseudo_bit_t _unused_0[12];
	pseudo_bit_t start_counter[1];
	pseudo_bit_t procmon_count[12];
	pseudo_bit_t _unused_1[3];
	pseudo_bit_t procmon_count_valid[1];
	pseudo_bit_t _unused_2[32];
};
struct QIB_7322_procmon_reg {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_procmon_reg_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieRbufTestReg0_offset 0x00000440UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_ahb_access_ctrl_offset 0x00000460UL
struct QIB_7322_ahb_access_ctrl_pb {
	pseudo_bit_t sw_ahb_sel[1];
	pseudo_bit_t sw_sel_ahb_trgt[2];
	pseudo_bit_t _unused_0[61];
};
struct QIB_7322_ahb_access_ctrl {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ahb_access_ctrl_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ahb_transaction_reg_offset 0x00000468UL
struct QIB_7322_ahb_transaction_reg_pb {
	pseudo_bit_t _unused_0[16];
	pseudo_bit_t ahb_address[11];
	pseudo_bit_t write_not_read[1];
	pseudo_bit_t _unused_1[2];
	pseudo_bit_t ahb_req_err[1];
	pseudo_bit_t ahb_rdy[1];
	pseudo_bit_t ahb_data[32];
};
struct QIB_7322_ahb_transaction_reg {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ahb_transaction_reg_pb );
};
/* Default value: 0x0000000080000000 */

#define QIB_7322_SPC_JTAG_ACCESS_REG_offset 0x00000470UL
struct QIB_7322_SPC_JTAG_ACCESS_REG_pb {
	pseudo_bit_t rdy[1];
	pseudo_bit_t tdo[1];
	pseudo_bit_t tdi[1];
	pseudo_bit_t opcode[2];
	pseudo_bit_t bist_en[5];
	pseudo_bit_t SPC_JTAG_ACCESS_EN[1];
	pseudo_bit_t _unused_0[53];
};
struct QIB_7322_SPC_JTAG_ACCESS_REG {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SPC_JTAG_ACCESS_REG_pb );
};
/* Default value: 0x0000000000000001 */

#define QIB_7322_LAControlReg_offset 0x00000478UL
struct QIB_7322_LAControlReg_pb {
	pseudo_bit_t Finished[1];
	pseudo_bit_t Address[9];
	pseudo_bit_t Mode[2];
	pseudo_bit_t Delay[20];
	pseudo_bit_t Finished_sc[1];
	pseudo_bit_t Address_sc[9];
	pseudo_bit_t Mode_sc[2];
	pseudo_bit_t Delay_sc[20];
};
struct QIB_7322_LAControlReg {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_LAControlReg_pb );
};
/* Default value: 0x0000000100000001 */

#define QIB_7322_PcieRhdrTestReg0_offset 0x00000480UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendCheckMask0_offset 0x000004c0UL
struct QIB_7322_SendCheckMask0_pb {
	pseudo_bit_t SendCheckMask_63_32[64];
};
struct QIB_7322_SendCheckMask0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendCheckMask0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendGRHCheckMask0_offset 0x000004e0UL
struct QIB_7322_SendGRHCheckMask0_pb {
	pseudo_bit_t SendGRHCheckMask_63_32[64];
};
struct QIB_7322_SendGRHCheckMask0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendGRHCheckMask0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendIBPacketMask0_offset 0x00000500UL
struct QIB_7322_SendIBPacketMask0_pb {
	pseudo_bit_t SendIBPacketMask_63_32[64];
};
struct QIB_7322_SendIBPacketMask0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendIBPacketMask0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_IntRedirect0_offset 0x00000540UL
struct QIB_7322_IntRedirect0_pb {
	pseudo_bit_t vec0[5];
	pseudo_bit_t vec1[5];
	pseudo_bit_t vec2[5];
	pseudo_bit_t vec3[5];
	pseudo_bit_t vec4[5];
	pseudo_bit_t vec5[5];
	pseudo_bit_t vec6[5];
	pseudo_bit_t vec7[5];
	pseudo_bit_t vec8[5];
	pseudo_bit_t vec9[5];
	pseudo_bit_t vec10[5];
	pseudo_bit_t vec11[5];
	pseudo_bit_t _unused_0[4];
};
struct QIB_7322_IntRedirect0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IntRedirect0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_Int_Granted_offset 0x00000570UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_vec_clr_without_int_offset 0x00000578UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_DCACtrlA_offset 0x00000580UL
struct QIB_7322_DCACtrlA_pb {
	pseudo_bit_t RcvHdrqDCAEnable[1];
	pseudo_bit_t EagerDCAEnable[1];
	pseudo_bit_t RcvTailUpdDCAEnable[1];
	pseudo_bit_t SendDMAHead0DCAEnable[1];
	pseudo_bit_t SendDMAHead1DCAEnable[1];
	pseudo_bit_t _unused_0[59];
};
struct QIB_7322_DCACtrlA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_DCACtrlA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_DCACtrlB_offset 0x00000588UL
struct QIB_7322_DCACtrlB_pb {
	pseudo_bit_t RcvHdrq0DCAOPH[8];
	pseudo_bit_t RcvHdrq0DCAXfrCnt[6];
	pseudo_bit_t RcvHdrq1DCAOPH[8];
	pseudo_bit_t RcvHdrq1DCAXfrCnt[6];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t RcvHdrq2DCAOPH[8];
	pseudo_bit_t RcvHdrq2DCAXfrCnt[6];
	pseudo_bit_t RcvHdrq3DCAOPH[8];
	pseudo_bit_t RcvHdrq3DCAXfrCnt[6];
	pseudo_bit_t _unused_1[4];
};
struct QIB_7322_DCACtrlB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_DCACtrlB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_DCACtrlC_offset 0x00000590UL
struct QIB_7322_DCACtrlC_pb {
	pseudo_bit_t RcvHdrq4DCAOPH[8];
	pseudo_bit_t RcvHdrq4DCAXfrCnt[6];
	pseudo_bit_t RcvHdrq5DCAOPH[8];
	pseudo_bit_t RcvHdrq5DCAXfrCnt[6];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t RcvHdrq6DCAOPH[8];
	pseudo_bit_t RcvHdrq6DCAXfrCnt[6];
	pseudo_bit_t RcvHdrq7DCAOPH[8];
	pseudo_bit_t RcvHdrq7DCAXfrCnt[6];
	pseudo_bit_t _unused_1[4];
};
struct QIB_7322_DCACtrlC {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_DCACtrlC_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_DCACtrlD_offset 0x00000598UL
struct QIB_7322_DCACtrlD_pb {
	pseudo_bit_t RcvHdrq8DCAOPH[8];
	pseudo_bit_t RcvHdrq8DCAXfrCnt[6];
	pseudo_bit_t RcvHdrq9DCAOPH[8];
	pseudo_bit_t RcvHdrq9DCAXfrCnt[6];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t RcvHdrq10DCAOPH[8];
	pseudo_bit_t RcvHdrq10DCAXfrCnt[6];
	pseudo_bit_t RcvHdrq11DCAOPH[8];
	pseudo_bit_t RcvHdrq11DCAXfrCnt[6];
	pseudo_bit_t _unused_1[4];
};
struct QIB_7322_DCACtrlD {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_DCACtrlD_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_DCACtrlE_offset 0x000005a0UL
struct QIB_7322_DCACtrlE_pb {
	pseudo_bit_t RcvHdrq12DCAOPH[8];
	pseudo_bit_t RcvHdrq12DCAXfrCnt[6];
	pseudo_bit_t RcvHdrq13DCAOPH[8];
	pseudo_bit_t RcvHdrq13DCAXfrCnt[6];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t RcvHdrq14DCAOPH[8];
	pseudo_bit_t RcvHdrq14DCAXfrCnt[6];
	pseudo_bit_t RcvHdrq15DCAOPH[8];
	pseudo_bit_t RcvHdrq15DCAXfrCnt[6];
	pseudo_bit_t _unused_1[4];
};
struct QIB_7322_DCACtrlE {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_DCACtrlE_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_DCACtrlF_offset 0x000005a8UL
struct QIB_7322_DCACtrlF_pb {
	pseudo_bit_t RcvHdrq16DCAOPH[8];
	pseudo_bit_t RcvHdrq16DCAXfrCnt[6];
	pseudo_bit_t RcvHdrq17DCAOPH[8];
	pseudo_bit_t RcvHdrq17DCAXfrCnt[6];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SendDma0DCAOPH[8];
	pseudo_bit_t SendDma1DCAOPH[8];
	pseudo_bit_t _unused_1[16];
};
struct QIB_7322_DCACtrlF {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_DCACtrlF_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MemErrCtrlA_offset 0x00000600UL
struct QIB_7322_MemErrCtrlA_pb {
	pseudo_bit_t FSSUncErrRcvBuf_0[1];
	pseudo_bit_t FSSUncErrRcvFlags_0[1];
	pseudo_bit_t FSSUncErrLookupiqBuf_0[1];
	pseudo_bit_t FSSUncErrRcvDMAHdrBuf_0[1];
	pseudo_bit_t FSSUncErrRcvDMADataBuf_0[1];
	pseudo_bit_t FSSUncErrRcvBuf_1[1];
	pseudo_bit_t FSSUncErrRcvFlags_1[1];
	pseudo_bit_t FSSUncErrLookupiqBuf_1[1];
	pseudo_bit_t FSSUncErrRcvDMAHdrBuf_1[1];
	pseudo_bit_t FSSUncErrRcvDMADataBuf_1[1];
	pseudo_bit_t FSSUncErrRcvTIDArray[1];
	pseudo_bit_t FSSUncErrRcvEgrArray[1];
	pseudo_bit_t _unused_0[3];
	pseudo_bit_t FSSUncErrSendBufVL15[1];
	pseudo_bit_t FSSUncErrSendBufMain[1];
	pseudo_bit_t FSSUncErrSendBufExtra[1];
	pseudo_bit_t FSSUncErrSendPbcArray[1];
	pseudo_bit_t FSSUncErrSendLaFIFO0_0[1];
	pseudo_bit_t FSSUncErrSendLaFIFO1_0[1];
	pseudo_bit_t FSSUncErrSendLaFIFO2_0[1];
	pseudo_bit_t FSSUncErrSendLaFIFO3_0[1];
	pseudo_bit_t FSSUncErrSendLaFIFO4_0[1];
	pseudo_bit_t FSSUncErrSendLaFIFO5_0[1];
	pseudo_bit_t FSSUncErrSendLaFIFO6_0[1];
	pseudo_bit_t FSSUncErrSendLaFIFO7_0[1];
	pseudo_bit_t FSSUncErrSendLaFIFO0_1[1];
	pseudo_bit_t FSSUncErrSendLaFIFO1_1[1];
	pseudo_bit_t FSSUncErrSendLaFIFO2_1[1];
	pseudo_bit_t FSSUncErrSendLaFIFO3_1[1];
	pseudo_bit_t FSSUncErrSendLaFIFO4_1[1];
	pseudo_bit_t FSSUncErrSendLaFIFO5_1[1];
	pseudo_bit_t FSSUncErrSendLaFIFO6_1[1];
	pseudo_bit_t FSSUncErrSendLaFIFO7_1[1];
	pseudo_bit_t FSSUncErrSendRmFIFO_0[1];
	pseudo_bit_t FSSUncErrSendRmFIFO_1[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t FSSUncErrPCIeRetryBuf[1];
	pseudo_bit_t FSSUncErrPCIePostHdrBuf[1];
	pseudo_bit_t FSSUncErrPCIePostDataBuf[1];
	pseudo_bit_t FSSUncErrPCIeCompHdrBuf[1];
	pseudo_bit_t FSSUncErrPCIeCompDataBuf[1];
	pseudo_bit_t FSSUncErrMsixTable0[1];
	pseudo_bit_t FSSUncErrMsixTable1[1];
	pseudo_bit_t FSSUncErrMsixTable2[1];
	pseudo_bit_t _unused_2[4];
	pseudo_bit_t SwapEccDataMsixBits[1];
	pseudo_bit_t SwapEccDataExtraBits[1];
	pseudo_bit_t DisableEccCorrection[1];
	pseudo_bit_t SwapEccDataBits[1];
};
struct QIB_7322_MemErrCtrlA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MemErrCtrlA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MemErrCtrlB_offset 0x00000608UL
struct QIB_7322_MemErrCtrlB_pb {
	pseudo_bit_t FSSCorErrRcvBuf_0[1];
	pseudo_bit_t FSSCorErrRcvFlags_0[1];
	pseudo_bit_t FSSCorErrLookupiqBuf_0[1];
	pseudo_bit_t FSSCorErrRcvDMAHdrBuf_0[1];
	pseudo_bit_t FSSCorErrRcvDMADataBuf_0[1];
	pseudo_bit_t FSSCorErrRcvBuf_1[1];
	pseudo_bit_t FSSCorErrRcvFlags_1[1];
	pseudo_bit_t FSSCorErrLookupiqBuf_1[1];
	pseudo_bit_t FSSCorErrRcvDMAHdrBuf_1[1];
	pseudo_bit_t FSSCorErrRcvDMADataBuf_1[1];
	pseudo_bit_t FSSCorErrRcvTIDArray[1];
	pseudo_bit_t FSSCorErrRcvEgrArray[1];
	pseudo_bit_t _unused_0[3];
	pseudo_bit_t FSSCorErrSendBufVL15[1];
	pseudo_bit_t FSSCorErrSendBufMain[1];
	pseudo_bit_t FSSCorErrSendBufExtra[1];
	pseudo_bit_t FSSCorErrSendPbcArray[1];
	pseudo_bit_t FSSCorErrSendLaFIFO0_0[1];
	pseudo_bit_t FSSCorErrSendLaFIFO1_0[1];
	pseudo_bit_t FSSCorErrSendLaFIFO2_0[1];
	pseudo_bit_t FSSCorErrSendLaFIFO3_0[1];
	pseudo_bit_t FSSCorErrSendLaFIFO4_0[1];
	pseudo_bit_t FSSCorErrSendLaFIFO5_0[1];
	pseudo_bit_t FSSCorErrSendLaFIFO6_0[1];
	pseudo_bit_t FSSCorErrSendLaFIFO7_0[1];
	pseudo_bit_t FSSCorErrSendLaFIFO0_1[1];
	pseudo_bit_t FSSCorErrSendLaFIFO1_1[1];
	pseudo_bit_t FSSCorErrSendLaFIFO2_1[1];
	pseudo_bit_t FSSCorErrSendLaFIFO3_1[1];
	pseudo_bit_t FSSCorErrSendLaFIFO4_1[1];
	pseudo_bit_t FSSCorErrSendLaFIFO5_1[1];
	pseudo_bit_t FSSCorErrSendLaFIFO6_1[1];
	pseudo_bit_t FSSCorErrSendLaFIFO7_1[1];
	pseudo_bit_t FSSCorErrSendRmFIFO_0[1];
	pseudo_bit_t FSSCorErrSendRmFIFO_1[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t FSSCorErrPCIeRetryBuf[1];
	pseudo_bit_t FSSCorErrPCIePostHdrBuf[1];
	pseudo_bit_t FSSCorErrPCIePostDataBuf[1];
	pseudo_bit_t FSSCorErrPCIeCompHdrBuf[1];
	pseudo_bit_t FSSCorErrPCIeCompDataBuf[1];
	pseudo_bit_t FSSCorErrMsixTable0[1];
	pseudo_bit_t FSSCorErrMsixTable1[1];
	pseudo_bit_t FSSCorErrMsixTable2[1];
	pseudo_bit_t _unused_2[8];
};
struct QIB_7322_MemErrCtrlB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MemErrCtrlB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MemMultiUnCorErrMask_offset 0x00000610UL
struct QIB_7322_MemMultiUnCorErrMask_pb {
	pseudo_bit_t MulUncErrMskRcvBuf_0[1];
	pseudo_bit_t MulUncErrMskRcvFlags_0[1];
	pseudo_bit_t MulUncErrMskLookupiqBuf_0[1];
	pseudo_bit_t MulUncErrMskRcvDMAHdrBuf_0[1];
	pseudo_bit_t MulUncErrMskRcvDMADataBuf_0[1];
	pseudo_bit_t MulUncErrMskRcvBuf_1[1];
	pseudo_bit_t MulUncErrMskRcvFlags_1[1];
	pseudo_bit_t MulUncErrMskLookupiqBuf_1[1];
	pseudo_bit_t MulUncErrMskRcvDMAHdrBuf_1[1];
	pseudo_bit_t MulUncErrMskRcvDMADataBuf_1[1];
	pseudo_bit_t MulUncErrMskRcvTIDArray[1];
	pseudo_bit_t MulUncErrMskRcvEgrArray[1];
	pseudo_bit_t _unused_0[3];
	pseudo_bit_t MulUncErrMskSendBufVL15[1];
	pseudo_bit_t MulUncErrMskSendBufMain[1];
	pseudo_bit_t MulUncErrMskSendBufExtra[1];
	pseudo_bit_t MulUncErrMskSendPbcArray[1];
	pseudo_bit_t MulUncErrMskSendLaFIFO0_0[1];
	pseudo_bit_t MulUncErrMskSendLaFIFO1_0[1];
	pseudo_bit_t MulUncErrMskSendLaFIFO2_0[1];
	pseudo_bit_t MulUncErrMskSendLaFIFO3_0[1];
	pseudo_bit_t MulUncErrMskSendLaFIFO4_0[1];
	pseudo_bit_t MulUncErrMskSendLaFIFO5_0[1];
	pseudo_bit_t MulUncErrMskSendLaFIFO6_0[1];
	pseudo_bit_t MulUncErrMskSendLaFIFO7_0[1];
	pseudo_bit_t MulUncErrMskSendLaFIFO0_1[1];
	pseudo_bit_t MulUncErrMskSendLaFIFO1_1[1];
	pseudo_bit_t MulUncErrMskSendLaFIFO2_1[1];
	pseudo_bit_t MulUncErrMskSendLaFIFO3_1[1];
	pseudo_bit_t MulUncErrMskSendLaFIFO4_1[1];
	pseudo_bit_t MulUncErrMskSendLaFIFO5_1[1];
	pseudo_bit_t MulUncErrMskSendLaFIFO6_1[1];
	pseudo_bit_t MulUncErrMskSendLaFIFO7_1[1];
	pseudo_bit_t MulUncErrMskSendRmFIFO_0[1];
	pseudo_bit_t MulUncErrMskSendRmFIFO_1[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t MulUncErrMskPCIeRetryBuf[1];
	pseudo_bit_t MulUncErrMskPCIePostHdrBuf[1];
	pseudo_bit_t MulUncErrMskPCIePostDataBuf[1];
	pseudo_bit_t MulUncErrMskPCIeCompHdrBuf[1];
	pseudo_bit_t MulUncErrMskPCIeCompDataBuf[1];
	pseudo_bit_t MulUncErrMskMsixTable0[1];
	pseudo_bit_t MulUncErrMskMsixTable1[1];
	pseudo_bit_t MulUncErrMskMsixTable2[1];
	pseudo_bit_t _unused_2[8];
};
struct QIB_7322_MemMultiUnCorErrMask {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MemMultiUnCorErrMask_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MemMultiUnCorErrStatus_offset 0x00000618UL
struct QIB_7322_MemMultiUnCorErrStatus_pb {
	pseudo_bit_t MulUncErrStatusRcvBuf_0[1];
	pseudo_bit_t MulUncErrStatusRcvFlags_0[1];
	pseudo_bit_t MulUncErrStatusLookupiqBuf_0[1];
	pseudo_bit_t MulUncErrStatusRcvDMAHdrBuf_0[1];
	pseudo_bit_t MulUncErrStatusRcvDMADataBuf_0[1];
	pseudo_bit_t MulUncErrStatusRcvBuf_1[1];
	pseudo_bit_t MulUncErrStatusRcvFlags_1[1];
	pseudo_bit_t MulUncErrStatusLookupiqBuf_1[1];
	pseudo_bit_t MulUncErrStatusRcvDMAHdrBuf_1[1];
	pseudo_bit_t MulUncErrStatusRcvDMADataBuf_1[1];
	pseudo_bit_t MulUncErrStatusRcvTIDArray[1];
	pseudo_bit_t MulUncErrStatusRcvEgrArray[1];
	pseudo_bit_t _unused_0[3];
	pseudo_bit_t MulUncErrStatusSendBufVL15[1];
	pseudo_bit_t MulUncErrStatusSendBufMain[1];
	pseudo_bit_t MulUncErrStatusSendBufExtra[1];
	pseudo_bit_t MulUncErrStatusSendPbcArray[1];
	pseudo_bit_t MulUncErrStatusSendLaFIFO0_0[1];
	pseudo_bit_t MulUncErrStatusSendLaFIFO1_0[1];
	pseudo_bit_t MulUncErrStatusSendLaFIFO2_0[1];
	pseudo_bit_t MulUncErrStatusSendLaFIFO3_0[1];
	pseudo_bit_t MulUncErrStatusSendLaFIFO4_0[1];
	pseudo_bit_t MulUncErrStatusSendLaFIFO5_0[1];
	pseudo_bit_t MulUncErrStatusSendLaFIFO6_0[1];
	pseudo_bit_t MulUncErrStatusSendLaFIFO7_0[1];
	pseudo_bit_t MulUncErrStatusSendLaFIFO0_1[1];
	pseudo_bit_t MulUncErrStatusSendLaFIFO1_1[1];
	pseudo_bit_t MulUncErrStatusSendLaFIFO2_1[1];
	pseudo_bit_t MulUncErrStatusSendLaFIFO3_1[1];
	pseudo_bit_t MulUncErrStatusSendLaFIFO4_1[1];
	pseudo_bit_t MulUncErrStatusSendLaFIFO5_1[1];
	pseudo_bit_t MulUncErrStatusSendLaFIFO6_1[1];
	pseudo_bit_t MulUncErrStatusSendLaFIFO7_1[1];
	pseudo_bit_t MulUncErrStatusSendRmFIFO_0[1];
	pseudo_bit_t MulUncErrStatusSendRmFIFO_1[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t MulUncErrStatusPCIeRetryBuf[1];
	pseudo_bit_t MulUncErrStatusPCIePostHdrBuf[1];
	pseudo_bit_t MulUncErrStatusPCIePostDataBuf[1];
	pseudo_bit_t MulUncErrStatusPCIeCompHdrBuf[1];
	pseudo_bit_t MulUncErrStatusPCIeCompDataBuf[1];
	pseudo_bit_t MulUncErrStatusMsixTable0[1];
	pseudo_bit_t MulUncErrStatusMsixTable1[1];
	pseudo_bit_t MulUncErrStatusMsixTable2[1];
	pseudo_bit_t _unused_2[8];
};
struct QIB_7322_MemMultiUnCorErrStatus {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MemMultiUnCorErrStatus_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MemMultiUnCorErrClear_offset 0x00000620UL
struct QIB_7322_MemMultiUnCorErrClear_pb {
	pseudo_bit_t MulUncErrClearRcvBuf_0[1];
	pseudo_bit_t MulUncErrClearRcvFlags_0[1];
	pseudo_bit_t MulUncErrClearLookupiqBuf_0[1];
	pseudo_bit_t MulUncErrClearRcvDMAHdrBuf_0[1];
	pseudo_bit_t MulUncErrClearRcvDMADataBuf_0[1];
	pseudo_bit_t MulUncErrClearRcvBuf_1[1];
	pseudo_bit_t MulUncErrClearRcvFlags_1[1];
	pseudo_bit_t MulUncErrClearLookupiqBuf_1[1];
	pseudo_bit_t MulUncErrClearRcvDMAHdrBuf_1[1];
	pseudo_bit_t MulUncErrClearRcvDMADataBuf_1[1];
	pseudo_bit_t MulUncErrClearRcvTIDArray[1];
	pseudo_bit_t MulUncErrClearRcvEgrArray[1];
	pseudo_bit_t _unused_0[3];
	pseudo_bit_t MulUncErrClearSendBufVL15[1];
	pseudo_bit_t MulUncErrClearSendBufMain[1];
	pseudo_bit_t MulUncErrClearSendBufExtra[1];
	pseudo_bit_t MulUncErrClearSendPbcArray[1];
	pseudo_bit_t MulUncErrClearSendLaFIFO0_0[1];
	pseudo_bit_t MulUncErrClearSendLaFIFO1_0[1];
	pseudo_bit_t MulUncErrClearSendLaFIFO2_0[1];
	pseudo_bit_t MulUncErrClearSendLaFIFO3_0[1];
	pseudo_bit_t MulUncErrClearSendLaFIFO4_0[1];
	pseudo_bit_t MulUncErrClearSendLaFIFO5_0[1];
	pseudo_bit_t MulUncErrClearSendLaFIFO6_0[1];
	pseudo_bit_t MulUncErrClearSendLaFIFO7_0[1];
	pseudo_bit_t MulUncErrClearSendLaFIFO0_1[1];
	pseudo_bit_t MulUncErrClearSendLaFIFO1_1[1];
	pseudo_bit_t MulUncErrClearSendLaFIFO2_1[1];
	pseudo_bit_t MulUncErrClearSendLaFIFO3_1[1];
	pseudo_bit_t MulUncErrClearSendLaFIFO4_1[1];
	pseudo_bit_t MulUncErrClearSendLaFIFO5_1[1];
	pseudo_bit_t MulUncErrClearSendLaFIFO6_1[1];
	pseudo_bit_t MulUncErrClearSendLaFIFO7_1[1];
	pseudo_bit_t MulUncErrClearSendRmFIFO_0[1];
	pseudo_bit_t MulUncErrClearSendRmFIFO_1[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t MulUncErrClearPCIeRetryBuf[1];
	pseudo_bit_t MulUncErrClearPCIePostHdrBuf[1];
	pseudo_bit_t MulUncErrClearPCIePostDataBuf[1];
	pseudo_bit_t MulUncErrClearPCIeCompHdrBuf[1];
	pseudo_bit_t MulUncErrClearPCIeCompDataBuf[1];
	pseudo_bit_t MulUncErrClearMsixTable0[1];
	pseudo_bit_t MulUncErrClearMsixTable1[1];
	pseudo_bit_t MulUncErrClearMsixTable2[1];
	pseudo_bit_t _unused_2[8];
};
struct QIB_7322_MemMultiUnCorErrClear {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MemMultiUnCorErrClear_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MemUnCorErrMask_offset 0x00000628UL
struct QIB_7322_MemUnCorErrMask_pb {
	pseudo_bit_t UncErrMskRcvBuf_0[1];
	pseudo_bit_t UncErrMskRcvFlags_0[1];
	pseudo_bit_t UncErrMskLookupiqBuf_0[1];
	pseudo_bit_t UncErrMskRcvDMAHdrBuf_0[1];
	pseudo_bit_t UncErrMskRcvDMADataBuf_0[1];
	pseudo_bit_t UncErrMskRcvBuf_1[1];
	pseudo_bit_t UncErrMskRcvFlags_1[1];
	pseudo_bit_t UncErrMskLookupiqBuf_1[1];
	pseudo_bit_t UncErrMskRcvDMAHdrBuf_1[1];
	pseudo_bit_t UncErrMskRcvDMADataBuf_1[1];
	pseudo_bit_t UncErrMskRcvTIDArray[1];
	pseudo_bit_t UncErrMskRcvEgrArray[1];
	pseudo_bit_t _unused_0[3];
	pseudo_bit_t UncErrMskSendBufVL15[1];
	pseudo_bit_t UncErrMskSendBufMain[1];
	pseudo_bit_t UncErrMskSendBufExtra[1];
	pseudo_bit_t UncErrMskSendPbcArray[1];
	pseudo_bit_t UncErrMskSendLaFIFO0_0[1];
	pseudo_bit_t UncErrMskSendLaFIFO1_0[1];
	pseudo_bit_t UncErrMskSendLaFIFO2_0[1];
	pseudo_bit_t UncErrMskSendLaFIFO3_0[1];
	pseudo_bit_t UncErrMskSendLaFIFO4_0[1];
	pseudo_bit_t UncErrMskSendLaFIFO5_0[1];
	pseudo_bit_t UncErrMskSendLaFIFO6_0[1];
	pseudo_bit_t UncErrMskSendLaFIFO7_0[1];
	pseudo_bit_t UncErrMskSendLaFIFO0_1[1];
	pseudo_bit_t UncErrMskSendLaFIFO1_1[1];
	pseudo_bit_t UncErrMskSendLaFIFO2_1[1];
	pseudo_bit_t UncErrMskSendLaFIFO3_1[1];
	pseudo_bit_t UncErrMskSendLaFIFO4_1[1];
	pseudo_bit_t UncErrMskSendLaFIFO5_1[1];
	pseudo_bit_t UncErrMskSendLaFIFO6_1[1];
	pseudo_bit_t UncErrMskSendLaFIFO7_1[1];
	pseudo_bit_t UncErrMskSendRmFIFO_0[1];
	pseudo_bit_t UncErrMskSendRmFIFO_1[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t UncErrMskPCIeRetryBuf[1];
	pseudo_bit_t UncErrMskPCIePostHdrBuf[1];
	pseudo_bit_t UncErrMskPCIePostDataBuf[1];
	pseudo_bit_t UncErrMskPCIeCompHdrBuf[1];
	pseudo_bit_t UncErrMskPCIeCompDataBuf[1];
	pseudo_bit_t UncErrMskMsixTable0[1];
	pseudo_bit_t UncErrMskMsixTable1[1];
	pseudo_bit_t UncErrMskMsixTable2[1];
	pseudo_bit_t _unused_2[8];
};
struct QIB_7322_MemUnCorErrMask {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MemUnCorErrMask_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MemUnCorErrStatus_offset 0x00000630UL
struct QIB_7322_MemUnCorErrStatus_pb {
	pseudo_bit_t UncErrStatusRcvBuf_0[1];
	pseudo_bit_t UncErrStatusRcvFlags_0[1];
	pseudo_bit_t UncErrStatusLookupiqBuf_0[1];
	pseudo_bit_t UncErrStatusRcvDMAHdrBuf_0[1];
	pseudo_bit_t UncErrStatusRcvDMADataBuf_0[1];
	pseudo_bit_t UncErrStatusRcvBuf_1[1];
	pseudo_bit_t UncErrStatusRcvFlags_1[1];
	pseudo_bit_t UncErrStatusLookupiqBuf_1[1];
	pseudo_bit_t UncErrStatusRcvDMAHdrBuf_1[1];
	pseudo_bit_t UncErrStatusRcvDMADataBuf_1[1];
	pseudo_bit_t UncErrStatusRcvTIDArray[1];
	pseudo_bit_t UncErrStatusRcvEgrArray[1];
	pseudo_bit_t _unused_0[3];
	pseudo_bit_t UncErrStatusSendBufVL15[1];
	pseudo_bit_t UncErrStatusSendBufMain[1];
	pseudo_bit_t UncErrStatusSendBufExtra[1];
	pseudo_bit_t UncErrStatusSendPbcArray[1];
	pseudo_bit_t UncErrStatusSendLaFIFO0_0[1];
	pseudo_bit_t UncErrStatusSendLaFIFO1_0[1];
	pseudo_bit_t UncErrStatusSendLaFIFO2_0[1];
	pseudo_bit_t UncErrStatusSendLaFIFO3_0[1];
	pseudo_bit_t UncErrStatusSendLaFIFO4_0[1];
	pseudo_bit_t UncErrStatusSendLaFIFO5_0[1];
	pseudo_bit_t UncErrStatusSendLaFIFO6_0[1];
	pseudo_bit_t UncErrStatusSendLaFIFO7_0[1];
	pseudo_bit_t UncErrStatusSendLaFIFO0_1[1];
	pseudo_bit_t UncErrStatusSendLaFIFO1_1[1];
	pseudo_bit_t UncErrStatusSendLaFIFO2_1[1];
	pseudo_bit_t UncErrStatusSendLaFIFO3_1[1];
	pseudo_bit_t UncErrStatusSendLaFIFO4_1[1];
	pseudo_bit_t UncErrStatusSendLaFIFO5_1[1];
	pseudo_bit_t UncErrStatusSendLaFIFO6_1[1];
	pseudo_bit_t UncErrStatusSendLaFIFO7_1[1];
	pseudo_bit_t UncErrStatusSendRmFIFO_0[1];
	pseudo_bit_t UncErrStatusSendRmFIFO_1[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t UncErrStatusPCIeRetryBuf[1];
	pseudo_bit_t UncErrStatusPCIePostHdrBuf[1];
	pseudo_bit_t UncErrStatusPCIePostDataBuf[1];
	pseudo_bit_t UncErrStatusPCIeCompHdrBuf[1];
	pseudo_bit_t UncErrStatusPCIeCompDataBuf[1];
	pseudo_bit_t UncErrStatusMsixTable0[1];
	pseudo_bit_t UncErrStatusMsixTable1[1];
	pseudo_bit_t UncErrStatusMsixTable2[1];
	pseudo_bit_t _unused_2[8];
};
struct QIB_7322_MemUnCorErrStatus {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MemUnCorErrStatus_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MemUnCorErrClear_offset 0x00000638UL
struct QIB_7322_MemUnCorErrClear_pb {
	pseudo_bit_t UncErrClearRcvBuf_0[1];
	pseudo_bit_t UncErrClearRcvFlags_0[1];
	pseudo_bit_t UncErrClearLookupiqBuf_0[1];
	pseudo_bit_t UncErrClearRcvDMAHdrBuf_0[1];
	pseudo_bit_t UncErrClearRcvDMADataBuf_0[1];
	pseudo_bit_t UncErrClearRcvBuf_1[1];
	pseudo_bit_t UncErrClearRcvFlags_1[1];
	pseudo_bit_t UncErrClearLookupiqBuf_1[1];
	pseudo_bit_t UncErrClearRcvDMAHdrBuf_1[1];
	pseudo_bit_t UncErrClearRcvDMADataBuf_1[1];
	pseudo_bit_t UncErrClearRcvTIDArray[1];
	pseudo_bit_t UncErrClearRcvEgrArray[1];
	pseudo_bit_t _unused_0[3];
	pseudo_bit_t UncErrClearSendBufVL15[1];
	pseudo_bit_t UncErrClearSendBufMain[1];
	pseudo_bit_t UncErrClearSendBufExtra[1];
	pseudo_bit_t UncErrClearSendPbcArray[1];
	pseudo_bit_t UncErrClearSendLaFIFO0_0[1];
	pseudo_bit_t UncErrClearSendLaFIFO1_0[1];
	pseudo_bit_t UncErrClearSendLaFIFO2_0[1];
	pseudo_bit_t UncErrClearSendLaFIFO3_0[1];
	pseudo_bit_t UncErrClearSendLaFIFO4_0[1];
	pseudo_bit_t UncErrClearSendLaFIFO5_0[1];
	pseudo_bit_t UncErrClearSendLaFIFO6_0[1];
	pseudo_bit_t UncErrClearSendLaFIFO7_0[1];
	pseudo_bit_t UncErrClearSendLaFIFO0_1[1];
	pseudo_bit_t UncErrClearSendLaFIFO1_1[1];
	pseudo_bit_t UncErrClearSendLaFIFO2_1[1];
	pseudo_bit_t UncErrClearSendLaFIFO3_1[1];
	pseudo_bit_t UncErrClearSendLaFIFO4_1[1];
	pseudo_bit_t UncErrClearSendLaFIFO5_1[1];
	pseudo_bit_t UncErrClearSendLaFIFO6_1[1];
	pseudo_bit_t UncErrClearSendLaFIFO7_1[1];
	pseudo_bit_t UncErrClearSendRmFIFO_0[1];
	pseudo_bit_t UncErrClearSendRmFIFO_1[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t UncErrClearPCIeRetryBuf[1];
	pseudo_bit_t UncErrClearPCIePostHdrBuf[1];
	pseudo_bit_t UncErrClearPCIePostDataBuf[1];
	pseudo_bit_t UncErrClearPCIeCompHdrBuf[1];
	pseudo_bit_t UncErrClearPCIeCompDataBuf[1];
	pseudo_bit_t UncErrClearMsixTable0[1];
	pseudo_bit_t UncErrClearMsixTable1[1];
	pseudo_bit_t UncErrClearMsixTable2[1];
	pseudo_bit_t _unused_2[8];
};
struct QIB_7322_MemUnCorErrClear {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MemUnCorErrClear_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MemMultiCorErrMask_offset 0x00000640UL
struct QIB_7322_MemMultiCorErrMask_pb {
	pseudo_bit_t MulCorErrMskRcvBuf_0[1];
	pseudo_bit_t MulCorErrMskRcvFlags_0[1];
	pseudo_bit_t MulCorErrMskLookupiqBuf_0[1];
	pseudo_bit_t MulCorErrMskRcvDMAHdrBuf_0[1];
	pseudo_bit_t MulCorErrMskRcvDMADataBuf_0[1];
	pseudo_bit_t MulCorErrMskRcvBuf_1[1];
	pseudo_bit_t MulCorErrMskRcvFlags_1[1];
	pseudo_bit_t MulCorErrMskLookupiqBuf_1[1];
	pseudo_bit_t MulCorErrMskRcvDMAHdrBuf_1[1];
	pseudo_bit_t MulCorErrMskRcvDMADataBuf_1[1];
	pseudo_bit_t MulCorErrMskRcvTIDArray[1];
	pseudo_bit_t MulCorErrMskRcvEgrArray[1];
	pseudo_bit_t _unused_0[3];
	pseudo_bit_t MulCorErrMskSendBufVL15[1];
	pseudo_bit_t MulCorErrMskSendBufMain[1];
	pseudo_bit_t MulCorErrMskSendBufExtra[1];
	pseudo_bit_t MulCorErrMskSendPbcArray[1];
	pseudo_bit_t MulCorErrMskSendLaFIFO0_0[1];
	pseudo_bit_t MulCorErrMskSendLaFIFO1_0[1];
	pseudo_bit_t MulCorErrMskSendLaFIFO2_0[1];
	pseudo_bit_t MulCorErrMskSendLaFIFO3_0[1];
	pseudo_bit_t MulCorErrMskSendLaFIFO4_0[1];
	pseudo_bit_t MulCorErrMskSendLaFIFO5_0[1];
	pseudo_bit_t MulCorErrMskSendLaFIFO6_0[1];
	pseudo_bit_t MulCorErrMskSendLaFIFO7_0[1];
	pseudo_bit_t MulCorErrMskSendLaFIFO0_1[1];
	pseudo_bit_t MulCorErrMskSendLaFIFO1_1[1];
	pseudo_bit_t MulCorErrMskSendLaFIFO2_1[1];
	pseudo_bit_t MulCorErrMskSendLaFIFO3_1[1];
	pseudo_bit_t MulCorErrMskSendLaFIFO4_1[1];
	pseudo_bit_t MulCorErrMskSendLaFIFO5_1[1];
	pseudo_bit_t MulCorErrMskSendLaFIFO6_1[1];
	pseudo_bit_t MulCorErrMskSendLaFIFO7_1[1];
	pseudo_bit_t MulCorErrMskSendRmFIFO_0[1];
	pseudo_bit_t MulCorErrMskSendRmFIFO_1[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t MulCorErrMskPCIeRetryBuf[1];
	pseudo_bit_t MulCorErrMskPCIePostHdrBuf[1];
	pseudo_bit_t MulCorErrMskPCIePostDataBuf[1];
	pseudo_bit_t MulCorErrMskPCIeCompHdrBuf[1];
	pseudo_bit_t MulCorErrMskPCIeCompDataBuf[1];
	pseudo_bit_t MulCorErrMskMsixTable0[1];
	pseudo_bit_t MulCorErrMskMsixTable1[1];
	pseudo_bit_t MulCorErrMskMsixTable2[1];
	pseudo_bit_t _unused_2[8];
};
struct QIB_7322_MemMultiCorErrMask {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MemMultiCorErrMask_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MemMultiCorErrStatus_offset 0x00000648UL
struct QIB_7322_MemMultiCorErrStatus_pb {
	pseudo_bit_t MulCorErrStatusRcvBuf_0[1];
	pseudo_bit_t MulCorErrStatusRcvFlags_0[1];
	pseudo_bit_t MulCorErrStatusLookupiqBuf_0[1];
	pseudo_bit_t MulCorErrStatusRcvDMAHdrBuf_0[1];
	pseudo_bit_t MulCorErrStatusRcvDMADataBuf_0[1];
	pseudo_bit_t MulCorErrStatusRcvBuf_1[1];
	pseudo_bit_t MulCorErrStatusRcvFlags_1[1];
	pseudo_bit_t MulCorErrStatusLookupiqBuf_1[1];
	pseudo_bit_t MulCorErrStatusRcvDMAHdrBuf_1[1];
	pseudo_bit_t MulCorErrStatusRcvDMADataBuf_1[1];
	pseudo_bit_t MulCorErrStatusRcvTIDArray[1];
	pseudo_bit_t MulCorErrStatusRcvEgrArray[1];
	pseudo_bit_t _unused_0[3];
	pseudo_bit_t MulCorErrStatusSendBufVL15[1];
	pseudo_bit_t MulCorErrStatusSendBufMain[1];
	pseudo_bit_t MulCorErrStatusSendBufExtra[1];
	pseudo_bit_t MulCorErrStatusSendPbcArray[1];
	pseudo_bit_t MulCorErrStatusSendLaFIFO0_0[1];
	pseudo_bit_t MulCorErrStatusSendLaFIFO1_0[1];
	pseudo_bit_t MulCorErrStatusSendLaFIFO2_0[1];
	pseudo_bit_t MulCorErrStatusSendLaFIFO3_0[1];
	pseudo_bit_t MulCorErrStatusSendLaFIFO4_0[1];
	pseudo_bit_t MulCorErrStatusSendLaFIFO5_0[1];
	pseudo_bit_t MulCorErrStatusSendLaFIFO6_0[1];
	pseudo_bit_t MulCorErrStatusSendLaFIFO7_0[1];
	pseudo_bit_t MulCorErrStatusSendLaFIFO0_1[1];
	pseudo_bit_t MulCorErrStatusSendLaFIFO1_1[1];
	pseudo_bit_t MulCorErrStatusSendLaFIFO2_1[1];
	pseudo_bit_t MulCorErrStatusSendLaFIFO3_1[1];
	pseudo_bit_t MulCorErrStatusSendLaFIFO4_1[1];
	pseudo_bit_t MulCorErrStatusSendLaFIFO5_1[1];
	pseudo_bit_t MulCorErrStatusSendLaFIFO6_1[1];
	pseudo_bit_t MulCorErrStatusSendLaFIFO7_1[1];
	pseudo_bit_t MulCorErrStatusSendRmFIFO_0[1];
	pseudo_bit_t MulCorErrStatusSendRmFIFO_1[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t MulCorErrStatusPCIeRetryBuf[1];
	pseudo_bit_t MulCorErrStatusPCIePostHdrBuf[1];
	pseudo_bit_t MulCorErrStatusPCIePostDataBuf[1];
	pseudo_bit_t MulCorErrStatusPCIeCompHdrBuf[1];
	pseudo_bit_t MulCorErrStatusPCIeCompDataBuf[1];
	pseudo_bit_t MulCorErrStatusMsixTable0[1];
	pseudo_bit_t MulCorErrStatusMsixTable1[1];
	pseudo_bit_t MulCorErrStatusMsixTable2[1];
	pseudo_bit_t _unused_2[8];
};
struct QIB_7322_MemMultiCorErrStatus {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MemMultiCorErrStatus_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MemMultiCorErrClear_offset 0x00000650UL
struct QIB_7322_MemMultiCorErrClear_pb {
	pseudo_bit_t MulCorErrClearRcvBuf_0[1];
	pseudo_bit_t MulCorErrClearRcvFlags_0[1];
	pseudo_bit_t MulCorErrClearLookupiqBuf_0[1];
	pseudo_bit_t MulCorErrClearRcvDMAHdrBuf_0[1];
	pseudo_bit_t MulCorErrClearRcvDMADataBuf_0[1];
	pseudo_bit_t MulCorErrClearRcvBuf_1[1];
	pseudo_bit_t MulCorErrClearRcvFlags_1[1];
	pseudo_bit_t MulCorErrClearLookupiqBuf_1[1];
	pseudo_bit_t MulCorErrClearRcvDMAHdrBuf_1[1];
	pseudo_bit_t MulCorErrClearRcvDMADataBuf_1[1];
	pseudo_bit_t MulCorErrClearRcvTIDArray[1];
	pseudo_bit_t MulCorErrClearRcvEgrArray[1];
	pseudo_bit_t _unused_0[3];
	pseudo_bit_t MulCorErrClearSendBufVL15[1];
	pseudo_bit_t MulCorErrClearSendBufMain[1];
	pseudo_bit_t MulCorErrClearSendBufExtra[1];
	pseudo_bit_t MulCorErrClearSendPbcArray[1];
	pseudo_bit_t MulCorErrClearSendLaFIFO0_0[1];
	pseudo_bit_t MulCorErrClearSendLaFIFO1_0[1];
	pseudo_bit_t MulCorErrClearSendLaFIFO2_0[1];
	pseudo_bit_t MulCorErrClearSendLaFIFO3_0[1];
	pseudo_bit_t MulCorErrClearSendLaFIFO4_0[1];
	pseudo_bit_t MulCorErrClearSendLaFIFO5_0[1];
	pseudo_bit_t MulCorErrClearSendLaFIFO6_0[1];
	pseudo_bit_t MulCorErrClearSendLaFIFO7_0[1];
	pseudo_bit_t MulCorErrClearSendLaFIFO0_1[1];
	pseudo_bit_t MulCorErrClearSendLaFIFO1_1[1];
	pseudo_bit_t MulCorErrClearSendLaFIFO2_1[1];
	pseudo_bit_t MulCorErrClearSendLaFIFO3_1[1];
	pseudo_bit_t MulCorErrClearSendLaFIFO4_1[1];
	pseudo_bit_t MulCorErrClearSendLaFIFO5_1[1];
	pseudo_bit_t MulCorErrClearSendLaFIFO6_1[1];
	pseudo_bit_t MulCorErrClearSendLaFIFO7_1[1];
	pseudo_bit_t MulCorErrClearSendRmFIFO_0[1];
	pseudo_bit_t MulCorErrClearSendRmFIFO_1[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t MulCorErrClearPCIeRetryBuf[1];
	pseudo_bit_t MulCorErrClearPCIePostHdrBuf[1];
	pseudo_bit_t MulCorErrClearPCIePostDataBuf[1];
	pseudo_bit_t MulCorErrClearPCIeCompHdrBuf[1];
	pseudo_bit_t MulCorErrClearPCIeCompDataBuf[1];
	pseudo_bit_t MulCorErrClearMsixTable0[1];
	pseudo_bit_t MulCorErrClearMsixTable1[1];
	pseudo_bit_t MulCorErrClearMsixTable2[1];
	pseudo_bit_t _unused_2[8];
};
struct QIB_7322_MemMultiCorErrClear {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MemMultiCorErrClear_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MemCorErrMask_offset 0x00000658UL
struct QIB_7322_MemCorErrMask_pb {
	pseudo_bit_t CorErrMskRcvBuf_0[1];
	pseudo_bit_t CorErrMskRcvFlags_0[1];
	pseudo_bit_t CorErrMskLookupiqBuf_0[1];
	pseudo_bit_t CorErrMskRcvDMAHdrBuf_0[1];
	pseudo_bit_t CorErrMskRcvDMADataBuf_0[1];
	pseudo_bit_t CorErrMskRcvBuf_1[1];
	pseudo_bit_t CorErrMskRcvFlags_1[1];
	pseudo_bit_t CorErrMskLookupiqBuf_1[1];
	pseudo_bit_t CorErrMskRcvDMAHdrBuf_1[1];
	pseudo_bit_t CorErrMskRcvDMADataBuf_1[1];
	pseudo_bit_t CorErrMskRcvTIDArray[1];
	pseudo_bit_t CorErrMskRcvEgrArray[1];
	pseudo_bit_t _unused_0[3];
	pseudo_bit_t CorErrMskSendBufVL15[1];
	pseudo_bit_t CorErrMskSendBufMain[1];
	pseudo_bit_t CorErrMskSendBufExtra[1];
	pseudo_bit_t CorErrMskSendPbcArray[1];
	pseudo_bit_t CorErrMskSendLaFIFO0_0[1];
	pseudo_bit_t CorErrMskSendLaFIFO1_0[1];
	pseudo_bit_t CorErrMskSendLaFIFO2_0[1];
	pseudo_bit_t CorErrMskSendLaFIFO3_0[1];
	pseudo_bit_t CorErrMskSendLaFIFO4_0[1];
	pseudo_bit_t CorErrMskSendLaFIFO5_0[1];
	pseudo_bit_t CorErrMskSendLaFIFO6_0[1];
	pseudo_bit_t CorErrMskSendLaFIFO7_0[1];
	pseudo_bit_t CorErrMskSendLaFIFO0_1[1];
	pseudo_bit_t CorErrMskSendLaFIFO1_1[1];
	pseudo_bit_t CorErrMskSendLaFIFO2_1[1];
	pseudo_bit_t CorErrMskSendLaFIFO3_1[1];
	pseudo_bit_t CorErrMskSendLaFIFO4_1[1];
	pseudo_bit_t CorErrMskSendLaFIFO5_1[1];
	pseudo_bit_t CorErrMskSendLaFIFO6_1[1];
	pseudo_bit_t CorErrMskSendLaFIFO7_1[1];
	pseudo_bit_t CorErrMskSendRmFIFO_0[1];
	pseudo_bit_t CorErrMskSendRmFIFO_1[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t CorErrMskPCIeRetryBuf[1];
	pseudo_bit_t CorErrMskPCIePostHdrBuf[1];
	pseudo_bit_t CorErrMskPCIePostDataBuf[1];
	pseudo_bit_t CorErrMskPCIeCompHdrBuf[1];
	pseudo_bit_t CorErrMskPCIeCompDataBuf[1];
	pseudo_bit_t CorErrMskMsixTable0[1];
	pseudo_bit_t CorErrMskMsixTable1[1];
	pseudo_bit_t CorErrMskMsixTable2[1];
	pseudo_bit_t _unused_2[8];
};
struct QIB_7322_MemCorErrMask {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MemCorErrMask_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MemCorErrStatus_offset 0x00000660UL
struct QIB_7322_MemCorErrStatus_pb {
	pseudo_bit_t CorErrStatusRcvBuf_0[1];
	pseudo_bit_t CorErrStatusRcvFlags_0[1];
	pseudo_bit_t CorErrStatusLookupiqBuf_0[1];
	pseudo_bit_t CorErrStatusRcvDMAHdrBuf_0[1];
	pseudo_bit_t CorErrStatusRcvDMADataBuf_0[1];
	pseudo_bit_t CorErrStatusRcvBuf_1[1];
	pseudo_bit_t CorErrStatusRcvFlags_1[1];
	pseudo_bit_t CorErrStatusLookupiqBuf_1[1];
	pseudo_bit_t CorErrStatusRcvDMAHdrBuf_1[1];
	pseudo_bit_t CorErrStatusRcvDMADataBuf_1[1];
	pseudo_bit_t CorErrStatusRcvTIDArray[1];
	pseudo_bit_t CorErrStatusRcvEgrArray[1];
	pseudo_bit_t _unused_0[3];
	pseudo_bit_t CorErrStatusSendBufVL15[1];
	pseudo_bit_t CorErrStatusSendBufMain[1];
	pseudo_bit_t CorErrStatusSendBufExtra[1];
	pseudo_bit_t CorErrStatusSendPbcArray[1];
	pseudo_bit_t CorErrStatusSendLaFIFO0_0[1];
	pseudo_bit_t CorErrStatusSendLaFIFO1_0[1];
	pseudo_bit_t CorErrStatusSendLaFIFO2_0[1];
	pseudo_bit_t CorErrStatusSendLaFIFO3_0[1];
	pseudo_bit_t CorErrStatusSendLaFIFO4_0[1];
	pseudo_bit_t CorErrStatusSendLaFIFO5_0[1];
	pseudo_bit_t CorErrStatusSendLaFIFO6_0[1];
	pseudo_bit_t CorErrStatusSendLaFIFO7_0[1];
	pseudo_bit_t CorErrStatusSendLaFIFO0_1[1];
	pseudo_bit_t CorErrStatusSendLaFIFO1_1[1];
	pseudo_bit_t CorErrStatusSendLaFIFO2_1[1];
	pseudo_bit_t CorErrStatusSendLaFIFO3_1[1];
	pseudo_bit_t CorErrStatusSendLaFIFO4_1[1];
	pseudo_bit_t CorErrStatusSendLaFIFO5_1[1];
	pseudo_bit_t CorErrStatusSendLaFIFO6_1[1];
	pseudo_bit_t CorErrStatusSendLaFIFO7_1[1];
	pseudo_bit_t CorErrStatusSendRmFIFO_0[1];
	pseudo_bit_t CorErrStatusSendRmFIFO_1[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t CorErrStatusPCIeRetryBuf[1];
	pseudo_bit_t CorErrStatusPCIePostHdrBuf[1];
	pseudo_bit_t CorErrStatusPCIePostDataBuf[1];
	pseudo_bit_t CorErrStatusPCIeCompHdrBuf[1];
	pseudo_bit_t CorErrStatusPCIeCompDataBuf[1];
	pseudo_bit_t CorErrStatusMsixTable0[1];
	pseudo_bit_t CorErrStatusMsixTable1[1];
	pseudo_bit_t CorErrStatusMsixTable2[1];
	pseudo_bit_t _unused_2[8];
};
struct QIB_7322_MemCorErrStatus {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MemCorErrStatus_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MemCorErrClear_offset 0x00000668UL
struct QIB_7322_MemCorErrClear_pb {
	pseudo_bit_t CorErrClearRcvBuf_0[1];
	pseudo_bit_t CorErrClearRcvFlags_0[1];
	pseudo_bit_t CorErrClearLookupiqBuf_0[1];
	pseudo_bit_t CorErrClearRcvDMAHdrBuf_0[1];
	pseudo_bit_t CorErrClearRcvDMADataBuf_0[1];
	pseudo_bit_t CorErrClearRcvBuf_1[1];
	pseudo_bit_t CorErrClearRcvFlags_1[1];
	pseudo_bit_t CorErrClearLookupiqBuf_1[1];
	pseudo_bit_t CorErrClearRcvDMAHdrBuf_1[1];
	pseudo_bit_t CorErrClearRcvDMADataBuf_1[1];
	pseudo_bit_t CorErrClearRcvTIDArray[1];
	pseudo_bit_t CorErrClearRcvEgrArray[1];
	pseudo_bit_t _unused_0[3];
	pseudo_bit_t CorErrClearSendBufVL15[1];
	pseudo_bit_t CorErrClearSendBufMain[1];
	pseudo_bit_t CorErrClearSendBufExtra[1];
	pseudo_bit_t CorErrClearSendPbcArray[1];
	pseudo_bit_t CorErrClearSendLaFIFO0_0[1];
	pseudo_bit_t CorErrClearSendLaFIFO1_0[1];
	pseudo_bit_t CorErrClearSendLaFIFO2_0[1];
	pseudo_bit_t CorErrClearSendLaFIFO3_0[1];
	pseudo_bit_t CorErrClearSendLaFIFO4_0[1];
	pseudo_bit_t CorErrClearSendLaFIFO5_0[1];
	pseudo_bit_t CorErrClearSendLaFIFO6_0[1];
	pseudo_bit_t CorErrClearSendLaFIFO7_0[1];
	pseudo_bit_t CorErrClearSendLaFIFO0_1[1];
	pseudo_bit_t CorErrClearSendLaFIFO1_1[1];
	pseudo_bit_t CorErrClearSendLaFIFO2_1[1];
	pseudo_bit_t CorErrClearSendLaFIFO3_1[1];
	pseudo_bit_t CorErrClearSendLaFIFO4_1[1];
	pseudo_bit_t CorErrClearSendLaFIFO5_1[1];
	pseudo_bit_t CorErrClearSendLaFIFO6_1[1];
	pseudo_bit_t CorErrClearSendLaFIFO7_1[1];
	pseudo_bit_t CorErrClearSendRmFIFO_0[1];
	pseudo_bit_t CorErrClearSendRmFIFO_1[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t CorErrClearPCIeRetryBuf[1];
	pseudo_bit_t CorErrClearPCIePostHdrBuf[1];
	pseudo_bit_t CorErrClearPCIePostDataBuf[1];
	pseudo_bit_t CorErrClearPCIeCompHdrBuf[1];
	pseudo_bit_t CorErrClearPCIeCompDataBuf[1];
	pseudo_bit_t CorErrClearMsixTable0[1];
	pseudo_bit_t CorErrClearMsixTable1[1];
	pseudo_bit_t CorErrClearMsixTable2[1];
	pseudo_bit_t _unused_2[8];
};
struct QIB_7322_MemCorErrClear {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MemCorErrClear_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MsixTableUnCorErrLogA_offset 0x00000680UL
struct QIB_7322_MsixTableUnCorErrLogA_pb {
	pseudo_bit_t MsixTable_1_0_UnCorErrData[64];
};
struct QIB_7322_MsixTableUnCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MsixTableUnCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MsixTableUnCorErrLogB_offset 0x00000688UL
struct QIB_7322_MsixTableUnCorErrLogB_pb {
	pseudo_bit_t MsixTable_2_UnCorErrData[32];
	pseudo_bit_t MsixTable_0_UnCorErrCheckBits[7];
	pseudo_bit_t MsixTable_1_UnCorErrCheckBits[7];
	pseudo_bit_t MsixTable_2_UnCorErrCheckBits[7];
	pseudo_bit_t _unused_0[11];
};
struct QIB_7322_MsixTableUnCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MsixTableUnCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MsixTableUnCorErrLogC_offset 0x00000690UL
struct QIB_7322_MsixTableUnCorErrLogC_pb {
	pseudo_bit_t MsixTable_0_UnCorErrAddr[7];
	pseudo_bit_t MsixTable_1_UnCorErrAddr[7];
	pseudo_bit_t MsixTable_2_UnCorErrAddr[7];
	pseudo_bit_t _unused_0[43];
};
struct QIB_7322_MsixTableUnCorErrLogC {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MsixTableUnCorErrLogC_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MsixEntryWithUncorErr_offset 0x00000698UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_MsixTableCorErrLogA_offset 0x000006a0UL
struct QIB_7322_MsixTableCorErrLogA_pb {
	pseudo_bit_t MsixTable_1_0_CorErrData[64];
};
struct QIB_7322_MsixTableCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MsixTableCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MsixTableCorErrLogB_offset 0x000006a8UL
struct QIB_7322_MsixTableCorErrLogB_pb {
	pseudo_bit_t MsixTable_2_CorErrData[32];
	pseudo_bit_t MsixTable_0_CorErrCheckBits[7];
	pseudo_bit_t MsixTable_1_CorErrCheckBits[7];
	pseudo_bit_t MsixTable_2_CorErrCheckBits[7];
	pseudo_bit_t _unused_0[11];
};
struct QIB_7322_MsixTableCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MsixTableCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MsixTableCorErrLogC_offset 0x000006b0UL
struct QIB_7322_MsixTableCorErrLogC_pb {
	pseudo_bit_t MsixTable_0_CorErrAddr[7];
	pseudo_bit_t MsixTable_1_CorErrAddr[7];
	pseudo_bit_t MsixTable_2_CorErrAddr[7];
	pseudo_bit_t _unused_0[43];
};
struct QIB_7322_MsixTableCorErrLogC {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_MsixTableCorErrLogC_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieCplDataBufrUnCorErrLogA_offset 0x00000700UL
struct QIB_7322_PcieCplDataBufrUnCorErrLogA_pb {
	pseudo_bit_t PcieCplDataBufrUnCorErrData_63_0[64];
};
struct QIB_7322_PcieCplDataBufrUnCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieCplDataBufrUnCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieCplDataBufrUnCorErrLogB_offset 0x00000708UL
struct QIB_7322_PcieCplDataBufrUnCorErrLogB_pb {
	pseudo_bit_t PcieCplDataBufrUnCorErrData_127_64[64];
};
struct QIB_7322_PcieCplDataBufrUnCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieCplDataBufrUnCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieCplDataBufrUnCorErrLogC_offset 0x00000710UL
struct QIB_7322_PcieCplDataBufrUnCorErrLogC_pb {
	pseudo_bit_t PcieCplDataBufrUnCorErrData_136_128[9];
	pseudo_bit_t PcieCplDataBufrUnCorErrCheckBit_21_0[22];
	pseudo_bit_t PcieCplDataBufrUnCorErrAddr_13_0[14];
	pseudo_bit_t _unused_0[19];
};
struct QIB_7322_PcieCplDataBufrUnCorErrLogC {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieCplDataBufrUnCorErrLogC_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieCplHdrBufrUnCorErrLogA_offset 0x00000720UL
struct QIB_7322_PcieCplHdrBufrUnCorErrLogA_pb {
	pseudo_bit_t PcieCplHdrBufrUnCorErrHdr_63_0[64];
};
struct QIB_7322_PcieCplHdrBufrUnCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieCplHdrBufrUnCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieCplHdrBufrUnCorErrLogB_offset 0x00000728UL
struct QIB_7322_PcieCplHdrBufrUnCorErrLogB_pb {
	pseudo_bit_t PcieCplHdrBufrUnCorErrHdr_103_64[40];
	pseudo_bit_t _unused_0[24];
};
struct QIB_7322_PcieCplHdrBufrUnCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieCplHdrBufrUnCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieCplHdrBufrUnCorErrLogC_offset 0x00000730UL
struct QIB_7322_PcieCplHdrBufrUnCorErrLogC_pb {
	pseudo_bit_t PcieCplHdrBufrUnCorErrCheckBit_15_0[16];
	pseudo_bit_t PcieCplHdrBufrUnCorErrAddr_8_0[9];
	pseudo_bit_t _unused_0[39];
};
struct QIB_7322_PcieCplHdrBufrUnCorErrLogC {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieCplHdrBufrUnCorErrLogC_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PciePDataBufrUnCorErrLogA_offset 0x00000740UL
struct QIB_7322_PciePDataBufrUnCorErrLogA_pb {
	pseudo_bit_t PciePDataBufrUnCorErrData_63_0[64];
};
struct QIB_7322_PciePDataBufrUnCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PciePDataBufrUnCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PciePDataBufrUnCorErrLogB_offset 0x00000748UL
struct QIB_7322_PciePDataBufrUnCorErrLogB_pb {
	pseudo_bit_t PciePDataBufrUnCorErrData_127_64[64];
};
struct QIB_7322_PciePDataBufrUnCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PciePDataBufrUnCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PciePDataBufrUnCorErrLogC_offset 0x00000750UL
struct QIB_7322_PciePDataBufrUnCorErrLogC_pb {
	pseudo_bit_t PciePDataBufrUnCorErrData_136_128[9];
	pseudo_bit_t PciePDataBufrUnCorErrCheckBit_21_0[22];
	pseudo_bit_t PciePDataBufrUnCorErrAddr_13_0[14];
	pseudo_bit_t _unused_0[19];
};
struct QIB_7322_PciePDataBufrUnCorErrLogC {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PciePDataBufrUnCorErrLogC_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PciePHdrBufrUnCorErrLogA_offset 0x00000760UL
struct QIB_7322_PciePHdrBufrUnCorErrLogA_pb {
	pseudo_bit_t PciePHdrBufrUnCorErrData_63_0[64];
};
struct QIB_7322_PciePHdrBufrUnCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PciePHdrBufrUnCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PciePHdrBufrUnCorErrLogB_offset 0x00000768UL
struct QIB_7322_PciePHdrBufrUnCorErrLogB_pb {
	pseudo_bit_t PciePHdrBufrUnCorErrData_107_64[44];
	pseudo_bit_t _unused_0[20];
};
struct QIB_7322_PciePHdrBufrUnCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PciePHdrBufrUnCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PciePHdrBufrUnCorErrLogC_offset 0x00000770UL
struct QIB_7322_PciePHdrBufrUnCorErrLogC_pb {
	pseudo_bit_t PciePHdrBufrUnCorErrCheckBit_15_0[16];
	pseudo_bit_t PciePHdrBufrUnCorErrAddr_8_0[9];
	pseudo_bit_t _unused_0[39];
};
struct QIB_7322_PciePHdrBufrUnCorErrLogC {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PciePHdrBufrUnCorErrLogC_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieRetryBufrUnCorErrLogA_offset 0x00000780UL
struct QIB_7322_PcieRetryBufrUnCorErrLogA_pb {
	pseudo_bit_t PcieRetryBufrUnCorErrData_63_0[64];
};
struct QIB_7322_PcieRetryBufrUnCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieRetryBufrUnCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieRetryBufrUnCorErrLogB_offset 0x00000788UL
struct QIB_7322_PcieRetryBufrUnCorErrLogB_pb {
	pseudo_bit_t PcieRetryBufrUnCorErrData_127_64[64];
};
struct QIB_7322_PcieRetryBufrUnCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieRetryBufrUnCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieRetryBufrUnCorErrLogC_offset 0x00000790UL
struct QIB_7322_PcieRetryBufrUnCorErrLogC_pb {
	pseudo_bit_t PcieRetryBufrUnCorErrData_133_128[6];
	pseudo_bit_t PcieRetryBufrUnCorErrCheckBit_20_0[21];
	pseudo_bit_t PcieRetryBufrUnCorErrAddr_13_0[14];
	pseudo_bit_t _unused_0[23];
};
struct QIB_7322_PcieRetryBufrUnCorErrLogC {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieRetryBufrUnCorErrLogC_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxTIDArrayUnCorErrLogA_offset 0x00000800UL
struct QIB_7322_RxTIDArrayUnCorErrLogA_pb {
	pseudo_bit_t RxTIDArrayUnCorErrData_39_0[40];
	pseudo_bit_t RxTIDArrayUnCorErrCheckBit_11_0[12];
	pseudo_bit_t _unused_0[12];
};
struct QIB_7322_RxTIDArrayUnCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxTIDArrayUnCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxTIDArrayUnCorErrLogB_offset 0x00000808UL
struct QIB_7322_RxTIDArrayUnCorErrLogB_pb {
	pseudo_bit_t RxTIDArrayUnCorErrAddr_16_0[17];
	pseudo_bit_t _unused_0[47];
};
struct QIB_7322_RxTIDArrayUnCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxTIDArrayUnCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxEagerArrayUnCorErrLogA_offset 0x00000810UL
struct QIB_7322_RxEagerArrayUnCorErrLogA_pb {
	pseudo_bit_t RxEagerArrayUnCorErrData_39_0[40];
	pseudo_bit_t RxEagerArrayUnCorErrCheckBit_11_0[12];
	pseudo_bit_t _unused_0[12];
};
struct QIB_7322_RxEagerArrayUnCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxEagerArrayUnCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxEagerArrayUnCorErrLogB_offset 0x00000818UL
struct QIB_7322_RxEagerArrayUnCorErrLogB_pb {
	pseudo_bit_t RxEagerArrayUnCorErrAddr_17_0[18];
	pseudo_bit_t _unused_0[46];
};
struct QIB_7322_RxEagerArrayUnCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxEagerArrayUnCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SBufMainArrayUnCorErrLogA_offset 0x00000880UL
struct QIB_7322_SBufMainArrayUnCorErrLogA_pb {
	pseudo_bit_t SBufMainArrayUnCorErrData_63_0[64];
};
struct QIB_7322_SBufMainArrayUnCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SBufMainArrayUnCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SBufMainArrayUnCorErrLogB_offset 0x00000888UL
struct QIB_7322_SBufMainArrayUnCorErrLogB_pb {
	pseudo_bit_t SBufMainArrayUnCorErrData_127_64[64];
};
struct QIB_7322_SBufMainArrayUnCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SBufMainArrayUnCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SBufMainArrayUnCorErrLogC_offset 0x00000890UL
struct QIB_7322_SBufMainArrayUnCorErrLogC_pb {
	pseudo_bit_t SBufMainArrayUnCorErrCheckBit_27_0[28];
	pseudo_bit_t SBufMainArrayUnCorErrAddr_18_0[19];
	pseudo_bit_t _unused_0[13];
	pseudo_bit_t SBufMainArrayUnCorErrDword_3_0[4];
};
struct QIB_7322_SBufMainArrayUnCorErrLogC {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SBufMainArrayUnCorErrLogC_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SBufExtraArrayUnCorErrLogA_offset 0x00000898UL
struct QIB_7322_SBufExtraArrayUnCorErrLogA_pb {
	pseudo_bit_t SBufExtraArrayUnCorErrData_63_0[64];
};
struct QIB_7322_SBufExtraArrayUnCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SBufExtraArrayUnCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SBufExtraArrayUnCorErrLogB_offset 0x000008a0UL
struct QIB_7322_SBufExtraArrayUnCorErrLogB_pb {
	pseudo_bit_t SBufExtraArrayUnCorErrData_127_64[64];
};
struct QIB_7322_SBufExtraArrayUnCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SBufExtraArrayUnCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SBufExtraArrayUnCorErrLogC_offset 0x000008a8UL
struct QIB_7322_SBufExtraArrayUnCorErrLogC_pb {
	pseudo_bit_t SBufExtraArrayUnCorErrCheckBit_27_0[28];
	pseudo_bit_t SBufExtraArrayUnCorErrAddr_14_0[15];
	pseudo_bit_t _unused_0[17];
	pseudo_bit_t SBufExtraArrayUnCorErrAdd_3_0[4];
};
struct QIB_7322_SBufExtraArrayUnCorErrLogC {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SBufExtraArrayUnCorErrLogC_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendPbcArrayUnCorErrLog_offset 0x000008b0UL
struct QIB_7322_SendPbcArrayUnCorErrLog_pb {
	pseudo_bit_t SendPbcArrayUnCorErrData_21_0[22];
	pseudo_bit_t SendPbcArrayUnCorErrCheckBit_6_0[7];
	pseudo_bit_t SendPbcArrayUnCorErrAddr_9_0[10];
	pseudo_bit_t _unused_0[25];
};
struct QIB_7322_SendPbcArrayUnCorErrLog {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendPbcArrayUnCorErrLog_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SBufVL15ArrayUnCorErrLogA_offset 0x000008c0UL
struct QIB_7322_SBufVL15ArrayUnCorErrLogA_pb {
	pseudo_bit_t SBufVL15ArrayUnCorErrData_63_0[64];
};
struct QIB_7322_SBufVL15ArrayUnCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SBufVL15ArrayUnCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieCplDataBufrCorErrLogA_offset 0x00000900UL
struct QIB_7322_PcieCplDataBufrCorErrLogA_pb {
	pseudo_bit_t PcieCplDataBufrCorErrData_63_0[64];
};
struct QIB_7322_PcieCplDataBufrCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieCplDataBufrCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieCplDataBufrCorErrLogB_offset 0x00000908UL
struct QIB_7322_PcieCplDataBufrCorErrLogB_pb {
	pseudo_bit_t PcieCplDataBufrCorErrData_127_64[64];
};
struct QIB_7322_PcieCplDataBufrCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieCplDataBufrCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieCplDataBufrCorErrLogC_offset 0x00000910UL
struct QIB_7322_PcieCplDataBufrCorErrLogC_pb {
	pseudo_bit_t PcieCplDataBufrCorErrData_136_128[9];
	pseudo_bit_t PcieCplDataBufrCorErrCheckBit_21_0[22];
	pseudo_bit_t PcieCplDataBufrCorErrAddr_13_0[14];
	pseudo_bit_t _unused_0[19];
};
struct QIB_7322_PcieCplDataBufrCorErrLogC {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieCplDataBufrCorErrLogC_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieCplHdrBufrCorErrLogA_offset 0x00000920UL
struct QIB_7322_PcieCplHdrBufrCorErrLogA_pb {
	pseudo_bit_t PcieCplHdrBufrCorErrHdr_63_0[64];
};
struct QIB_7322_PcieCplHdrBufrCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieCplHdrBufrCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieCplHdrBufrCorErrLogB_offset 0x00000928UL
struct QIB_7322_PcieCplHdrBufrCorErrLogB_pb {
	pseudo_bit_t PcieCplHdrBufrCorErrHdr_103_64[40];
	pseudo_bit_t _unused_0[24];
};
struct QIB_7322_PcieCplHdrBufrCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieCplHdrBufrCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieCplHdrBufrCorErrLogC_offset 0x00000930UL
struct QIB_7322_PcieCplHdrBufrCorErrLogC_pb {
	pseudo_bit_t PcieCplHdrBufrCorErrCheckBit_15_0[16];
	pseudo_bit_t PcieCplHdrBufrCorErrAddr_8_0[9];
	pseudo_bit_t _unused_0[39];
};
struct QIB_7322_PcieCplHdrBufrCorErrLogC {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieCplHdrBufrCorErrLogC_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PciePDataBufrCorErrLogA_offset 0x00000940UL
struct QIB_7322_PciePDataBufrCorErrLogA_pb {
	pseudo_bit_t PciePDataBufrCorErrData_63_0[64];
};
struct QIB_7322_PciePDataBufrCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PciePDataBufrCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PciePDataBufrCorErrLogB_offset 0x00000948UL
struct QIB_7322_PciePDataBufrCorErrLogB_pb {
	pseudo_bit_t PciePDataBufrCorErrData_127_64[64];
};
struct QIB_7322_PciePDataBufrCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PciePDataBufrCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PciePDataBufrCorErrLogC_offset 0x00000950UL
struct QIB_7322_PciePDataBufrCorErrLogC_pb {
	pseudo_bit_t PciePDataBufrCorErrData_136_128[9];
	pseudo_bit_t PciePDataBufrCorErrCheckBit_21_0[22];
	pseudo_bit_t PciePDataBufrCorErrAddr_13_0[14];
	pseudo_bit_t _unused_0[19];
};
struct QIB_7322_PciePDataBufrCorErrLogC {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PciePDataBufrCorErrLogC_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PciePHdrBufrCorErrLogA_offset 0x00000960UL
struct QIB_7322_PciePHdrBufrCorErrLogA_pb {
	pseudo_bit_t PciePHdrBufrCorErrData_63_0[64];
};
struct QIB_7322_PciePHdrBufrCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PciePHdrBufrCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PciePHdrBufrCorErrLogB_offset 0x00000968UL
struct QIB_7322_PciePHdrBufrCorErrLogB_pb {
	pseudo_bit_t PciePHdrBufrCorErrData_107_64[44];
	pseudo_bit_t _unused_0[20];
};
struct QIB_7322_PciePHdrBufrCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PciePHdrBufrCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PciePHdrBufrCorErrLogC_offset 0x00000970UL
struct QIB_7322_PciePHdrBufrCorErrLogC_pb {
	pseudo_bit_t PciePHdrBufrCorErrCheckBit_15_0[16];
	pseudo_bit_t PciePHdrBufrCorErrAddr_8_0[9];
	pseudo_bit_t _unused_0[39];
};
struct QIB_7322_PciePHdrBufrCorErrLogC {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PciePHdrBufrCorErrLogC_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieRetryBufrCorErrLogA_offset 0x00000980UL
struct QIB_7322_PcieRetryBufrCorErrLogA_pb {
	pseudo_bit_t PcieRetryBufrCorErrData_63_0[64];
};
struct QIB_7322_PcieRetryBufrCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieRetryBufrCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieRetryBufrCorErrLogB_offset 0x00000988UL
struct QIB_7322_PcieRetryBufrCorErrLogB_pb {
	pseudo_bit_t PcieRetryBufrCorErrData_127_64[64];
};
struct QIB_7322_PcieRetryBufrCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieRetryBufrCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieRetryBufrCorErrLogC_offset 0x00000990UL
struct QIB_7322_PcieRetryBufrCorErrLogC_pb {
	pseudo_bit_t PcieRetryBufrCorErrData_133_128[6];
	pseudo_bit_t PcieRetryBufrCorErrCheckBit_20_0[21];
	pseudo_bit_t PcieRetryBufrCorErrAddr_13_0[14];
	pseudo_bit_t _unused_0[23];
};
struct QIB_7322_PcieRetryBufrCorErrLogC {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_PcieRetryBufrCorErrLogC_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxTIDArrayCorErrLogA_offset 0x00000a00UL
struct QIB_7322_RxTIDArrayCorErrLogA_pb {
	pseudo_bit_t RxTIDArrayCorErrData_39_0[40];
	pseudo_bit_t RxTIDArrayCorErrCheckBit_11_0[12];
	pseudo_bit_t _unused_0[12];
};
struct QIB_7322_RxTIDArrayCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxTIDArrayCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxTIDArrayCorErrLogB_offset 0x00000a08UL
struct QIB_7322_RxTIDArrayCorErrLogB_pb {
	pseudo_bit_t RxTIDArrayCorErrAddr_16_0[17];
	pseudo_bit_t _unused_0[47];
};
struct QIB_7322_RxTIDArrayCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxTIDArrayCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxEagerArrayCorErrLogA_offset 0x00000a10UL
struct QIB_7322_RxEagerArrayCorErrLogA_pb {
	pseudo_bit_t RxEagerArrayCorErrData_39_0[40];
	pseudo_bit_t RxEagerArrayCorErrCheckBit_11_0[12];
	pseudo_bit_t _unused_0[12];
};
struct QIB_7322_RxEagerArrayCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxEagerArrayCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxEagerArrayCorErrLogB_offset 0x00000a18UL
struct QIB_7322_RxEagerArrayCorErrLogB_pb {
	pseudo_bit_t RxEagerArrayCorErrAddr_17_0[18];
	pseudo_bit_t _unused_0[46];
};
struct QIB_7322_RxEagerArrayCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxEagerArrayCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SBufMainArrayCorErrLogA_offset 0x00000a80UL
struct QIB_7322_SBufMainArrayCorErrLogA_pb {
	pseudo_bit_t SBufMainArrayCorErrData_63_0[64];
};
struct QIB_7322_SBufMainArrayCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SBufMainArrayCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SBufMainArrayCorErrLogB_offset 0x00000a88UL
struct QIB_7322_SBufMainArrayCorErrLogB_pb {
	pseudo_bit_t SBufMainArrayCorErrData_127_64[64];
};
struct QIB_7322_SBufMainArrayCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SBufMainArrayCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SBufMainArrayCorErrLogC_offset 0x00000a90UL
struct QIB_7322_SBufMainArrayCorErrLogC_pb {
	pseudo_bit_t SBufMainArrayCorErrCheckBit_27_0[28];
	pseudo_bit_t SBufMainArrayCorErrAddr_18_0[19];
	pseudo_bit_t _unused_0[13];
	pseudo_bit_t SBufMainArrayCorErrDword_3_0[4];
};
struct QIB_7322_SBufMainArrayCorErrLogC {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SBufMainArrayCorErrLogC_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SBufExtraArrayCorErrLogA_offset 0x00000a98UL
struct QIB_7322_SBufExtraArrayCorErrLogA_pb {
	pseudo_bit_t SBufExtraArrayCorErrData_63_0[64];
};
struct QIB_7322_SBufExtraArrayCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SBufExtraArrayCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SBufExtraArrayCorErrLogB_offset 0x00000aa0UL
struct QIB_7322_SBufExtraArrayCorErrLogB_pb {
	pseudo_bit_t SBufExtraArrayCorErrData_127_64[64];
};
struct QIB_7322_SBufExtraArrayCorErrLogB {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SBufExtraArrayCorErrLogB_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SBufExtraArrayCorErrLogC_offset 0x00000aa8UL
struct QIB_7322_SBufExtraArrayCorErrLogC_pb {
	pseudo_bit_t SBufExtraArrayCorErrCheckBit_27_0[28];
	pseudo_bit_t SBufExtraArrayCorErrAddr_14_0[15];
	pseudo_bit_t _unused_0[17];
	pseudo_bit_t SBufExtraArrayCorErrAdd_3_0[4];
};
struct QIB_7322_SBufExtraArrayCorErrLogC {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SBufExtraArrayCorErrLogC_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendPbcArrayCorErrLog_offset 0x00000ab0UL
struct QIB_7322_SendPbcArrayCorErrLog_pb {
	pseudo_bit_t SendPbcArrayCorErrData_21_0[22];
	pseudo_bit_t SendPbcArrayCorErrCheckBit_6_0[7];
	pseudo_bit_t SendPbcArrayCorErrAddr_9_0[10];
	pseudo_bit_t _unused_0[25];
};
struct QIB_7322_SendPbcArrayCorErrLog {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendPbcArrayCorErrLog_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SBufVL15ArrayCorErrLogA_offset 0x00000ac0UL
struct QIB_7322_SBufVL15ArrayCorErrLogA_pb {
	pseudo_bit_t SBufVL15ArrayCorErrData_63_0[64];
};
struct QIB_7322_SBufVL15ArrayCorErrLogA {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SBufVL15ArrayCorErrLogA_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvAvailTimeOut0_offset 0x00000c00UL
struct QIB_7322_RcvAvailTimeOut0_pb {
	pseudo_bit_t RcvAvailTOReload[16];
	pseudo_bit_t RcvAvailTOCount[16];
	pseudo_bit_t _unused_0[32];
};
struct QIB_7322_RcvAvailTimeOut0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvAvailTimeOut0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_CntrRegBase_0_offset 0x00001028UL
/* Default value: 0x0000000000012000 */

#define QIB_7322_ErrMask_0_offset 0x00001080UL
struct QIB_7322_ErrMask_0_pb {
	pseudo_bit_t RcvFormatErrMask[1];
	pseudo_bit_t RcvVCRCErrMask[1];
	pseudo_bit_t RcvICRCErrMask[1];
	pseudo_bit_t RcvMinPktLenErrMask[1];
	pseudo_bit_t RcvMaxPktLenErrMask[1];
	pseudo_bit_t RcvLongPktLenErrMask[1];
	pseudo_bit_t RcvShortPktLenErrMask[1];
	pseudo_bit_t RcvUnexpectedCharErrMask[1];
	pseudo_bit_t RcvUnsupportedVLErrMask[1];
	pseudo_bit_t RcvEBPErrMask[1];
	pseudo_bit_t RcvIBFlowErrMask[1];
	pseudo_bit_t RcvBadVersionErrMask[1];
	pseudo_bit_t _unused_0[2];
	pseudo_bit_t RcvBadTidErrMask[1];
	pseudo_bit_t RcvHdrLenErrMask[1];
	pseudo_bit_t RcvHdrErrMask[1];
	pseudo_bit_t RcvIBLostLinkErrMask[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t SendMinPktLenErrMask[1];
	pseudo_bit_t SendMaxPktLenErrMask[1];
	pseudo_bit_t SendUnderRunErrMask[1];
	pseudo_bit_t SendPktLenErrMask[1];
	pseudo_bit_t SendDroppedSmpPktErrMask[1];
	pseudo_bit_t SendDroppedDataPktErrMask[1];
	pseudo_bit_t _unused_2[1];
	pseudo_bit_t SendUnexpectedPktNumErrMask[1];
	pseudo_bit_t SendUnsupportedVLErrMask[1];
	pseudo_bit_t SendBufMisuseErrMask[1];
	pseudo_bit_t SDmaGenMismatchErrMask[1];
	pseudo_bit_t SDmaOutOfBoundErrMask[1];
	pseudo_bit_t SDmaTailOutOfBoundErrMask[1];
	pseudo_bit_t SDmaBaseErrMask[1];
	pseudo_bit_t SDma1stDescErrMask[1];
	pseudo_bit_t SDmaRpyTagErrMask[1];
	pseudo_bit_t SDmaDwEnErrMask[1];
	pseudo_bit_t SDmaMissingDwErrMask[1];
	pseudo_bit_t SDmaUnexpDataErrMask[1];
	pseudo_bit_t SDmaDescAddrMisalignErrMask[1];
	pseudo_bit_t SDmaHaltErrMask[1];
	pseudo_bit_t _unused_3[4];
	pseudo_bit_t VL15BufMisuseErrMask[1];
	pseudo_bit_t _unused_4[2];
	pseudo_bit_t SHeadersErrMask[1];
	pseudo_bit_t IBStatusChangedMask[1];
	pseudo_bit_t _unused_5[5];
};
struct QIB_7322_ErrMask_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ErrMask_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ErrStatus_0_offset 0x00001088UL
struct QIB_7322_ErrStatus_0_pb {
	pseudo_bit_t RcvFormatErr[1];
	pseudo_bit_t RcvVCRCErr[1];
	pseudo_bit_t RcvICRCErr[1];
	pseudo_bit_t RcvMinPktLenErr[1];
	pseudo_bit_t RcvMaxPktLenErr[1];
	pseudo_bit_t RcvLongPktLenErr[1];
	pseudo_bit_t RcvShortPktLenErr[1];
	pseudo_bit_t RcvUnexpectedCharErr[1];
	pseudo_bit_t RcvUnsupportedVLErr[1];
	pseudo_bit_t RcvEBPErr[1];
	pseudo_bit_t RcvIBFlowErr[1];
	pseudo_bit_t RcvBadVersionErr[1];
	pseudo_bit_t _unused_0[2];
	pseudo_bit_t RcvBadTidErr[1];
	pseudo_bit_t RcvHdrLenErr[1];
	pseudo_bit_t RcvHdrErr[1];
	pseudo_bit_t RcvIBLostLinkErr[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t SendMinPktLenErr[1];
	pseudo_bit_t SendMaxPktLenErr[1];
	pseudo_bit_t SendUnderRunErr[1];
	pseudo_bit_t SendPktLenErr[1];
	pseudo_bit_t SendDroppedSmpPktErr[1];
	pseudo_bit_t SendDroppedDataPktErr[1];
	pseudo_bit_t _unused_2[1];
	pseudo_bit_t SendUnexpectedPktNumErr[1];
	pseudo_bit_t SendUnsupportedVLErr[1];
	pseudo_bit_t SendBufMisuseErr[1];
	pseudo_bit_t SDmaGenMismatchErr[1];
	pseudo_bit_t SDmaOutOfBoundErr[1];
	pseudo_bit_t SDmaTailOutOfBoundErr[1];
	pseudo_bit_t SDmaBaseErr[1];
	pseudo_bit_t SDma1stDescErr[1];
	pseudo_bit_t SDmaRpyTagErr[1];
	pseudo_bit_t SDmaDwEnErr[1];
	pseudo_bit_t SDmaMissingDwErr[1];
	pseudo_bit_t SDmaUnexpDataErr[1];
	pseudo_bit_t SDmaDescAddrMisalignErr[1];
	pseudo_bit_t SDmaHaltErr[1];
	pseudo_bit_t _unused_3[4];
	pseudo_bit_t VL15BufMisuseErr[1];
	pseudo_bit_t _unused_4[2];
	pseudo_bit_t SHeadersErr[1];
	pseudo_bit_t IBStatusChanged[1];
	pseudo_bit_t _unused_5[5];
};
struct QIB_7322_ErrStatus_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ErrStatus_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ErrClear_0_offset 0x00001090UL
struct QIB_7322_ErrClear_0_pb {
	pseudo_bit_t RcvFormatErrClear[1];
	pseudo_bit_t RcvVCRCErrClear[1];
	pseudo_bit_t RcvICRCErrClear[1];
	pseudo_bit_t RcvMinPktLenErrClear[1];
	pseudo_bit_t RcvMaxPktLenErrClear[1];
	pseudo_bit_t RcvLongPktLenErrClear[1];
	pseudo_bit_t RcvShortPktLenErrClear[1];
	pseudo_bit_t RcvUnexpectedCharErrClear[1];
	pseudo_bit_t RcvUnsupportedVLErrClear[1];
	pseudo_bit_t RcvEBPErrClear[1];
	pseudo_bit_t RcvIBFlowErrClear[1];
	pseudo_bit_t RcvBadVersionErrClear[1];
	pseudo_bit_t _unused_0[2];
	pseudo_bit_t RcvBadTidErrClear[1];
	pseudo_bit_t RcvHdrLenErrClear[1];
	pseudo_bit_t RcvHdrErrClear[1];
	pseudo_bit_t RcvIBLostLinkErrClear[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t SendMinPktLenErrClear[1];
	pseudo_bit_t SendMaxPktLenErrClear[1];
	pseudo_bit_t SendUnderRunErrClear[1];
	pseudo_bit_t SendPktLenErrClear[1];
	pseudo_bit_t SendDroppedSmpPktErrClear[1];
	pseudo_bit_t SendDroppedDataPktErrClear[1];
	pseudo_bit_t _unused_2[1];
	pseudo_bit_t SendUnexpectedPktNumErrClear[1];
	pseudo_bit_t SendUnsupportedVLErrClear[1];
	pseudo_bit_t SendBufMisuseErrClear[1];
	pseudo_bit_t SDmaGenMismatchErrClear[1];
	pseudo_bit_t SDmaOutOfBoundErrClear[1];
	pseudo_bit_t SDmaTailOutOfBoundErrClear[1];
	pseudo_bit_t SDmaBaseErrClear[1];
	pseudo_bit_t SDma1stDescErrClear[1];
	pseudo_bit_t SDmaRpyTagErrClear[1];
	pseudo_bit_t SDmaDwEnErrClear[1];
	pseudo_bit_t SDmaMissingDwErrClear[1];
	pseudo_bit_t SDmaUnexpDataErrClear[1];
	pseudo_bit_t SDmaDescAddrMisalignErrClear[1];
	pseudo_bit_t SDmaHaltErrClear[1];
	pseudo_bit_t _unused_3[4];
	pseudo_bit_t VL15BufMisuseErrClear[1];
	pseudo_bit_t _unused_4[2];
	pseudo_bit_t SHeadersErrClear[1];
	pseudo_bit_t IBStatusChangedClear[1];
	pseudo_bit_t _unused_5[5];
};
struct QIB_7322_ErrClear_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ErrClear_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_TXEStatus_0_offset 0x000010b8UL
struct QIB_7322_TXEStatus_0_pb {
	pseudo_bit_t LaFifoEmpty_VL0[1];
	pseudo_bit_t LaFifoEmpty_VL1[1];
	pseudo_bit_t LaFifoEmpty_VL2[1];
	pseudo_bit_t LaFifoEmpty_VL3[1];
	pseudo_bit_t LaFifoEmpty_VL4[1];
	pseudo_bit_t LaFifoEmpty_VL5[1];
	pseudo_bit_t LaFifoEmpty_VL6[1];
	pseudo_bit_t LaFifoEmpty_VL7[1];
	pseudo_bit_t _unused_0[7];
	pseudo_bit_t LaFifoEmpty_VL15[1];
	pseudo_bit_t _unused_1[14];
	pseudo_bit_t RmFifoEmpty[1];
	pseudo_bit_t TXE_IBC_Idle[1];
	pseudo_bit_t _unused_2[32];
};
struct QIB_7322_TXEStatus_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_TXEStatus_0_pb );
};
/* Default value: 0x0000000XC00080FF */

#define QIB_7322_RcvCtrl_0_offset 0x00001100UL
struct QIB_7322_RcvCtrl_0_pb {
	pseudo_bit_t ContextEnableKernel[1];
	pseudo_bit_t _unused_0[1];
	pseudo_bit_t ContextEnableUser[16];
	pseudo_bit_t _unused_1[21];
	pseudo_bit_t RcvIBPortEnable[1];
	pseudo_bit_t RcvQPMapEnable[1];
	pseudo_bit_t RcvPartitionKeyDisable[1];
	pseudo_bit_t RcvResetCredit[1];
	pseudo_bit_t _unused_2[21];
};
struct QIB_7322_RcvCtrl_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvCtrl_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvBTHQP_0_offset 0x00001108UL
struct QIB_7322_RcvBTHQP_0_pb {
	pseudo_bit_t RcvBTHQP[24];
	pseudo_bit_t _unused_0[40];
};
struct QIB_7322_RcvBTHQP_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvBTHQP_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvQPMapTableA_0_offset 0x00001110UL
struct QIB_7322_RcvQPMapTableA_0_pb {
	pseudo_bit_t RcvQPMapContext0[5];
	pseudo_bit_t RcvQPMapContext1[5];
	pseudo_bit_t RcvQPMapContext2[5];
	pseudo_bit_t RcvQPMapContext3[5];
	pseudo_bit_t RcvQPMapContext4[5];
	pseudo_bit_t RcvQPMapContext5[5];
	pseudo_bit_t _unused_0[34];
};
struct QIB_7322_RcvQPMapTableA_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvQPMapTableA_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvQPMapTableB_0_offset 0x00001118UL
struct QIB_7322_RcvQPMapTableB_0_pb {
	pseudo_bit_t RcvQPMapContext6[5];
	pseudo_bit_t RcvQPMapContext7[5];
	pseudo_bit_t RcvQPMapContext8[5];
	pseudo_bit_t RcvQPMapContext9[5];
	pseudo_bit_t RcvQPMapContext10[5];
	pseudo_bit_t RcvQPMapContext11[5];
	pseudo_bit_t _unused_0[34];
};
struct QIB_7322_RcvQPMapTableB_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvQPMapTableB_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvQPMapTableC_0_offset 0x00001120UL
struct QIB_7322_RcvQPMapTableC_0_pb {
	pseudo_bit_t RcvQPMapContext12[5];
	pseudo_bit_t RcvQPMapContext13[5];
	pseudo_bit_t RcvQPMapContext14[5];
	pseudo_bit_t RcvQPMapContext15[5];
	pseudo_bit_t RcvQPMapContext16[5];
	pseudo_bit_t RcvQPMapContext17[5];
	pseudo_bit_t _unused_0[34];
};
struct QIB_7322_RcvQPMapTableC_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvQPMapTableC_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvQPMapTableD_0_offset 0x00001128UL
struct QIB_7322_RcvQPMapTableD_0_pb {
	pseudo_bit_t RcvQPMapContext18[5];
	pseudo_bit_t RcvQPMapContext19[5];
	pseudo_bit_t RcvQPMapContext20[5];
	pseudo_bit_t RcvQPMapContext21[5];
	pseudo_bit_t RcvQPMapContext22[5];
	pseudo_bit_t RcvQPMapContext23[5];
	pseudo_bit_t _unused_0[34];
};
struct QIB_7322_RcvQPMapTableD_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvQPMapTableD_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvQPMapTableE_0_offset 0x00001130UL
struct QIB_7322_RcvQPMapTableE_0_pb {
	pseudo_bit_t RcvQPMapContext24[5];
	pseudo_bit_t RcvQPMapContext25[5];
	pseudo_bit_t RcvQPMapContext26[5];
	pseudo_bit_t RcvQPMapContext27[5];
	pseudo_bit_t RcvQPMapContext28[5];
	pseudo_bit_t RcvQPMapContext29[5];
	pseudo_bit_t _unused_0[34];
};
struct QIB_7322_RcvQPMapTableE_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvQPMapTableE_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvQPMapTableF_0_offset 0x00001138UL
struct QIB_7322_RcvQPMapTableF_0_pb {
	pseudo_bit_t RcvQPMapContext30[5];
	pseudo_bit_t RcvQPMapContext31[5];
	pseudo_bit_t _unused_0[54];
};
struct QIB_7322_RcvQPMapTableF_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvQPMapTableF_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PSStat_0_offset 0x00001140UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PSStart_0_offset 0x00001148UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PSInterval_0_offset 0x00001150UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvStatus_0_offset 0x00001160UL
struct QIB_7322_RcvStatus_0_pb {
	pseudo_bit_t RxPktInProgress[1];
	pseudo_bit_t DmaeqBlockingContext[5];
	pseudo_bit_t _unused_0[58];
};
struct QIB_7322_RcvStatus_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvStatus_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvPartitionKey_0_offset 0x00001168UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvQPMulticastContext_0_offset 0x00001170UL
struct QIB_7322_RcvQPMulticastContext_0_pb {
	pseudo_bit_t RcvQpMcContext[5];
	pseudo_bit_t _unused_0[59];
};
struct QIB_7322_RcvQPMulticastContext_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvQPMulticastContext_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvPktLEDCnt_0_offset 0x00001178UL
struct QIB_7322_RcvPktLEDCnt_0_pb {
	pseudo_bit_t OFFperiod[32];
	pseudo_bit_t ONperiod[32];
};
struct QIB_7322_RcvPktLEDCnt_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvPktLEDCnt_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaIdleCnt_0_offset 0x00001180UL
struct QIB_7322_SendDmaIdleCnt_0_pb {
	pseudo_bit_t SendDmaIdleCnt[16];
	pseudo_bit_t _unused_0[48];
};
struct QIB_7322_SendDmaIdleCnt_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaIdleCnt_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaReloadCnt_0_offset 0x00001188UL
struct QIB_7322_SendDmaReloadCnt_0_pb {
	pseudo_bit_t SendDmaReloadCnt[16];
	pseudo_bit_t _unused_0[48];
};
struct QIB_7322_SendDmaReloadCnt_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaReloadCnt_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaDescCnt_0_offset 0x00001190UL
struct QIB_7322_SendDmaDescCnt_0_pb {
	pseudo_bit_t SendDmaDescCnt[16];
	pseudo_bit_t _unused_0[48];
};
struct QIB_7322_SendDmaDescCnt_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaDescCnt_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendCtrl_0_offset 0x000011c0UL
struct QIB_7322_SendCtrl_0_pb {
	pseudo_bit_t TxeAbortIbc[1];
	pseudo_bit_t TxeBypassIbc[1];
	pseudo_bit_t _unused_0[1];
	pseudo_bit_t SendEnable[1];
	pseudo_bit_t _unused_1[3];
	pseudo_bit_t ForceCreditUpToDate[1];
	pseudo_bit_t SDmaCleanup[1];
	pseudo_bit_t SDmaIntEnable[1];
	pseudo_bit_t SDmaSingleDescriptor[1];
	pseudo_bit_t SDmaEnable[1];
	pseudo_bit_t SDmaHalt[1];
	pseudo_bit_t TxeDrainLaFifo[1];
	pseudo_bit_t TxeDrainRmFifo[1];
	pseudo_bit_t IBVLArbiterEn[1];
	pseudo_bit_t _unused_2[48];
};
struct QIB_7322_SendCtrl_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendCtrl_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaBase_0_offset 0x000011f8UL
struct QIB_7322_SendDmaBase_0_pb {
	pseudo_bit_t SendDmaBase[48];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_SendDmaBase_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaBase_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaLenGen_0_offset 0x00001200UL
struct QIB_7322_SendDmaLenGen_0_pb {
	pseudo_bit_t Length[16];
	pseudo_bit_t Generation[3];
	pseudo_bit_t _unused_0[45];
};
struct QIB_7322_SendDmaLenGen_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaLenGen_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaTail_0_offset 0x00001208UL
struct QIB_7322_SendDmaTail_0_pb {
	pseudo_bit_t SendDmaTail[16];
	pseudo_bit_t _unused_0[48];
};
struct QIB_7322_SendDmaTail_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaTail_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaHead_0_offset 0x00001210UL
struct QIB_7322_SendDmaHead_0_pb {
	pseudo_bit_t SendDmaHead[16];
	pseudo_bit_t _unused_0[16];
	pseudo_bit_t InternalSendDmaHead[16];
	pseudo_bit_t _unused_1[16];
};
struct QIB_7322_SendDmaHead_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaHead_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaHeadAddr_0_offset 0x00001218UL
struct QIB_7322_SendDmaHeadAddr_0_pb {
	pseudo_bit_t SendDmaHeadAddr[48];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_SendDmaHeadAddr_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaHeadAddr_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaBufMask0_0_offset 0x00001220UL
struct QIB_7322_SendDmaBufMask0_0_pb {
	pseudo_bit_t BufMask_63_0[64];
};
struct QIB_7322_SendDmaBufMask0_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaBufMask0_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaStatus_0_offset 0x00001238UL
struct QIB_7322_SendDmaStatus_0_pb {
	pseudo_bit_t SplFifoDescIndex[16];
	pseudo_bit_t SplFifoBufNum[8];
	pseudo_bit_t SplFifoFull[1];
	pseudo_bit_t SplFifoEmpty[1];
	pseudo_bit_t SplFifoDisarmed[1];
	pseudo_bit_t SplFifoReadyToGo[1];
	pseudo_bit_t ScbFetchDescFlag[1];
	pseudo_bit_t ScbEntryValid[1];
	pseudo_bit_t ScbEmpty[1];
	pseudo_bit_t ScbFull[1];
	pseudo_bit_t RpyTag_7_0[8];
	pseudo_bit_t RpyLowAddr_6_0[7];
	pseudo_bit_t ScbDescIndex_13_0[14];
	pseudo_bit_t InternalSDmaHalt[1];
	pseudo_bit_t HaltInProg[1];
	pseudo_bit_t ScoreBoardDrainInProg[1];
};
struct QIB_7322_SendDmaStatus_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaStatus_0_pb );
};
/* Default value: 0x0000000042000000 */

#define QIB_7322_SendDmaPriorityThld_0_offset 0x00001258UL
struct QIB_7322_SendDmaPriorityThld_0_pb {
	pseudo_bit_t PriorityThreshold[4];
	pseudo_bit_t _unused_0[60];
};
struct QIB_7322_SendDmaPriorityThld_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaPriorityThld_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendHdrErrSymptom_0_offset 0x00001260UL
struct QIB_7322_SendHdrErrSymptom_0_pb {
	pseudo_bit_t PacketTooSmall[1];
	pseudo_bit_t RawIPV6[1];
	pseudo_bit_t SLIDFail[1];
	pseudo_bit_t QPFail[1];
	pseudo_bit_t PkeyFail[1];
	pseudo_bit_t GRHFail[1];
	pseudo_bit_t NonKeyPacket[1];
	pseudo_bit_t _unused_0[57];
};
struct QIB_7322_SendHdrErrSymptom_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendHdrErrSymptom_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxCreditVL0_0_offset 0x00001280UL
struct QIB_7322_RxCreditVL0_0_pb {
	pseudo_bit_t RxMaxCreditVL[12];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t RxBufrConsumedVL[12];
	pseudo_bit_t _unused_1[36];
};
struct QIB_7322_RxCreditVL0_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxCreditVL0_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaBufUsed0_0_offset 0x00001480UL
struct QIB_7322_SendDmaBufUsed0_0_pb {
	pseudo_bit_t BufUsed_63_0[64];
};
struct QIB_7322_SendDmaBufUsed0_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaBufUsed0_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaReqTagUsed_0_offset 0x00001498UL
struct QIB_7322_SendDmaReqTagUsed_0_pb {
	pseudo_bit_t ReqTagUsed_7_0[8];
	pseudo_bit_t _unused_0[56];
};
struct QIB_7322_SendDmaReqTagUsed_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaReqTagUsed_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendCheckControl_0_offset 0x000014a8UL
struct QIB_7322_SendCheckControl_0_pb {
	pseudo_bit_t PacketTooSmall_En[1];
	pseudo_bit_t RawIPV6_En[1];
	pseudo_bit_t SLID_En[1];
	pseudo_bit_t BTHQP_En[1];
	pseudo_bit_t PKey_En[1];
	pseudo_bit_t _unused_0[59];
};
struct QIB_7322_SendCheckControl_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendCheckControl_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendIBSLIDMask_0_offset 0x000014b0UL
struct QIB_7322_SendIBSLIDMask_0_pb {
	pseudo_bit_t SendIBSLIDMask_15_0[16];
	pseudo_bit_t _unused_0[48];
};
struct QIB_7322_SendIBSLIDMask_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendIBSLIDMask_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendIBSLIDAssign_0_offset 0x000014b8UL
struct QIB_7322_SendIBSLIDAssign_0_pb {
	pseudo_bit_t SendIBSLIDAssign_15_0[16];
	pseudo_bit_t _unused_0[48];
};
struct QIB_7322_SendIBSLIDAssign_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendIBSLIDAssign_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBCStatusA_0_offset 0x00001540UL
struct QIB_7322_IBCStatusA_0_pb {
	pseudo_bit_t LinkTrainingState[5];
	pseudo_bit_t LinkState[3];
	pseudo_bit_t LinkSpeedActive[1];
	pseudo_bit_t LinkWidthActive[1];
	pseudo_bit_t DDS_RXEQ_FAIL[1];
	pseudo_bit_t _unused_0[1];
	pseudo_bit_t IBRxLaneReversed[1];
	pseudo_bit_t IBTxLaneReversed[1];
	pseudo_bit_t ScrambleEn[1];
	pseudo_bit_t ScrambleCapRemote[1];
	pseudo_bit_t _unused_1[13];
	pseudo_bit_t LinkSpeedQDR[1];
	pseudo_bit_t TxReady[1];
	pseudo_bit_t _unused_2[1];
	pseudo_bit_t TxCreditOk_VL0[1];
	pseudo_bit_t TxCreditOk_VL1[1];
	pseudo_bit_t TxCreditOk_VL2[1];
	pseudo_bit_t TxCreditOk_VL3[1];
	pseudo_bit_t TxCreditOk_VL4[1];
	pseudo_bit_t TxCreditOk_VL5[1];
	pseudo_bit_t TxCreditOk_VL6[1];
	pseudo_bit_t TxCreditOk_VL7[1];
	pseudo_bit_t _unused_3[24];
};
struct QIB_7322_IBCStatusA_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBCStatusA_0_pb );
};
/* Default value: 0x0000000000000X02 */

#define QIB_7322_IBCStatusB_0_offset 0x00001548UL
struct QIB_7322_IBCStatusB_0_pb {
	pseudo_bit_t LinkRoundTripLatency[26];
	pseudo_bit_t ReqDDSLocalFromRmt[4];
	pseudo_bit_t RxEqLocalDevice[2];
	pseudo_bit_t heartbeat_crosstalk[4];
	pseudo_bit_t heartbeat_timed_out[1];
	pseudo_bit_t ibsd_adaptation_timer_started[1];
	pseudo_bit_t ibsd_adaptation_timer_reached_threshold[1];
	pseudo_bit_t ibsd_adaptation_timer_debug[1];
	pseudo_bit_t _unused_0[24];
};
struct QIB_7322_IBCStatusB_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBCStatusB_0_pb );
};
/* Default value: 0x00000000XXXXXXXX */

#define QIB_7322_IBCCtrlA_0_offset 0x00001560UL
struct QIB_7322_IBCCtrlA_0_pb {
	pseudo_bit_t FlowCtrlPeriod[8];
	pseudo_bit_t FlowCtrlWaterMark[8];
	pseudo_bit_t LinkInitCmd[3];
	pseudo_bit_t LinkCmd[2];
	pseudo_bit_t MaxPktLen[11];
	pseudo_bit_t PhyerrThreshold[4];
	pseudo_bit_t OverrunThreshold[4];
	pseudo_bit_t _unused_0[8];
	pseudo_bit_t NumVLane[3];
	pseudo_bit_t _unused_1[9];
	pseudo_bit_t IBStatIntReductionEn[1];
	pseudo_bit_t IBLinkEn[1];
	pseudo_bit_t LinkDownDefaultState[1];
	pseudo_bit_t Loopback[1];
};
struct QIB_7322_IBCCtrlA_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBCCtrlA_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBCCtrlB_0_offset 0x00001568UL
struct QIB_7322_IBCCtrlB_0_pb {
	pseudo_bit_t IB_ENHANCED_MODE[1];
	pseudo_bit_t SD_SPEED[1];
	pseudo_bit_t SD_SPEED_SDR[1];
	pseudo_bit_t SD_SPEED_DDR[1];
	pseudo_bit_t SD_SPEED_QDR[1];
	pseudo_bit_t IB_NUM_CHANNELS[2];
	pseudo_bit_t IB_POLARITY_REV_SUPP[1];
	pseudo_bit_t IB_LANE_REV_SUPPORTED[1];
	pseudo_bit_t SD_RX_EQUAL_ENABLE[1];
	pseudo_bit_t SD_ADD_ENB[1];
	pseudo_bit_t SD_DDSV[1];
	pseudo_bit_t SD_DDS[4];
	pseudo_bit_t HRTBT_ENB[1];
	pseudo_bit_t HRTBT_AUTO[1];
	pseudo_bit_t HRTBT_PORT[8];
	pseudo_bit_t HRTBT_REQ[1];
	pseudo_bit_t IB_ENABLE_FILT_DPKT[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t IB_DLID[16];
	pseudo_bit_t IB_DLID_MASK[16];
};
struct QIB_7322_IBCCtrlB_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBCCtrlB_0_pb );
};
/* Default value: 0x00000000000305FF */

#define QIB_7322_IBCCtrlC_0_offset 0x00001570UL
struct QIB_7322_IBCCtrlC_0_pb {
	pseudo_bit_t IB_FRONT_PORCH[5];
	pseudo_bit_t IB_BACK_PORCH[5];
	pseudo_bit_t _unused_0[54];
};
struct QIB_7322_IBCCtrlC_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBCCtrlC_0_pb );
};
/* Default value: 0x0000000000000301 */

#define QIB_7322_HRTBT_GUID_0_offset 0x00001588UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_IB_SDTEST_IF_TX_0_offset 0x00001590UL
struct QIB_7322_IB_SDTEST_IF_TX_0_pb {
	pseudo_bit_t TS_T_TX_VALID[1];
	pseudo_bit_t TS_3_TX_VALID[1];
	pseudo_bit_t VL_CAP[2];
	pseudo_bit_t CREDIT_CHANGE[1];
	pseudo_bit_t _unused_0[6];
	pseudo_bit_t TS_TX_OPCODE[2];
	pseudo_bit_t TS_TX_SPEED[3];
	pseudo_bit_t _unused_1[16];
	pseudo_bit_t TS_TX_TX_CFG[16];
	pseudo_bit_t TS_TX_RX_CFG[16];
};
struct QIB_7322_IB_SDTEST_IF_TX_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IB_SDTEST_IF_TX_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_IB_SDTEST_IF_RX_0_offset 0x00001598UL
struct QIB_7322_IB_SDTEST_IF_RX_0_pb {
	pseudo_bit_t TS_T_RX_VALID[1];
	pseudo_bit_t TS_3_RX_VALID[1];
	pseudo_bit_t _unused_0[14];
	pseudo_bit_t TS_RX_A[8];
	pseudo_bit_t TS_RX_B[8];
	pseudo_bit_t TS_RX_TX_CFG[16];
	pseudo_bit_t TS_RX_RX_CFG[16];
};
struct QIB_7322_IB_SDTEST_IF_RX_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IB_SDTEST_IF_RX_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBNCModeCtrl_0_offset 0x000015b8UL
struct QIB_7322_IBNCModeCtrl_0_pb {
	pseudo_bit_t TSMEnable_send_TS1[1];
	pseudo_bit_t TSMEnable_send_TS2[1];
	pseudo_bit_t TSMEnable_ignore_TSM_on_rx[1];
	pseudo_bit_t _unused_0[5];
	pseudo_bit_t TSMCode_TS1[9];
	pseudo_bit_t TSMCode_TS2[9];
	pseudo_bit_t _unused_1[6];
	pseudo_bit_t ScrambleCapLocal[1];
	pseudo_bit_t ScrambleCapRemoteMask[1];
	pseudo_bit_t ScrambleCapRemoteForce[1];
	pseudo_bit_t _unused_2[29];
};
struct QIB_7322_IBNCModeCtrl_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBNCModeCtrl_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBSerdesStatus_0_offset 0x000015d0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBPCSConfig_0_offset 0x000015d8UL
struct QIB_7322_IBPCSConfig_0_pb {
	pseudo_bit_t tx_rx_reset[1];
	pseudo_bit_t xcv_treset[1];
	pseudo_bit_t xcv_rreset[1];
	pseudo_bit_t _unused_0[6];
	pseudo_bit_t link_sync_mask[10];
	pseudo_bit_t _unused_1[45];
};
struct QIB_7322_IBPCSConfig_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBPCSConfig_0_pb );
};
/* Default value: 0x0000000000000007 */

#define QIB_7322_IBSerdesCtrl_0_offset 0x000015e0UL
struct QIB_7322_IBSerdesCtrl_0_pb {
	pseudo_bit_t CMODE[7];
	pseudo_bit_t _unused_0[1];
	pseudo_bit_t TXIDLE[1];
	pseudo_bit_t RXPD[1];
	pseudo_bit_t TXPD[1];
	pseudo_bit_t PLLPD[1];
	pseudo_bit_t LPEN[1];
	pseudo_bit_t RXLOSEN[1];
	pseudo_bit_t _unused_1[1];
	pseudo_bit_t IB_LAT_MODE[1];
	pseudo_bit_t CGMODE[4];
	pseudo_bit_t CHANNEL_RESET_N[4];
	pseudo_bit_t DISABLE_RXLATOFF_SDR[1];
	pseudo_bit_t DISABLE_RXLATOFF_DDR[1];
	pseudo_bit_t DISABLE_RXLATOFF_QDR[1];
	pseudo_bit_t _unused_2[37];
};
struct QIB_7322_IBSerdesCtrl_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBSerdesCtrl_0_pb );
};
/* Default value: 0x0000000000FFA00F */

#define QIB_7322_IBSD_TX_DEEMPHASIS_OVERRIDE_0_offset 0x00001600UL
struct QIB_7322_IBSD_TX_DEEMPHASIS_OVERRIDE_0_pb {
	pseudo_bit_t txcn1_ena[3];
	pseudo_bit_t txcn1_xtra_emph0[2];
	pseudo_bit_t txcp1_ena[4];
	pseudo_bit_t txc0_ena[5];
	pseudo_bit_t txampcntl_d2a[4];
	pseudo_bit_t _unused_0[12];
	pseudo_bit_t reset_tx_deemphasis_override[1];
	pseudo_bit_t tx_override_deemphasis_select[1];
	pseudo_bit_t _unused_1[32];
};
struct QIB_7322_IBSD_TX_DEEMPHASIS_OVERRIDE_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBSD_TX_DEEMPHASIS_OVERRIDE_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ADAPT_DISABLE_STATIC_SDR_0_offset 0x00001640UL
struct QIB_7322_ADAPT_DISABLE_STATIC_SDR_0_pb {
	pseudo_bit_t static_disable_rxenadfe_sdr_ch0[8];
	pseudo_bit_t static_disable_rxenadfe_sdr_ch1[8];
	pseudo_bit_t static_disable_rxenadfe_sdr_ch2[8];
	pseudo_bit_t static_disable_rxenadfe_sdr_ch3[8];
	pseudo_bit_t static_disable_rxenale_sdr_ch0[1];
	pseudo_bit_t static_disable_rxenale_sdr_ch1[1];
	pseudo_bit_t static_disable_rxenale_sdr_ch2[1];
	pseudo_bit_t static_disable_rxenale_sdr_ch3[1];
	pseudo_bit_t static_disable_rxenagain_sdr_ch0[1];
	pseudo_bit_t static_disable_rxenagain_sdr_ch1[1];
	pseudo_bit_t static_disable_rxenagain_sdr_ch2[1];
	pseudo_bit_t static_disable_rxenagain_sdr_ch3[1];
	pseudo_bit_t _unused_0[24];
};
struct QIB_7322_ADAPT_DISABLE_STATIC_SDR_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ADAPT_DISABLE_STATIC_SDR_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ADAPT_DISABLE_DYNAMIC_SDR_0_offset 0x00001648UL
struct QIB_7322_ADAPT_DISABLE_DYNAMIC_SDR_0_pb {
	pseudo_bit_t dyn_disable_rxenadfe_sdr_ch0[8];
	pseudo_bit_t dyn_disable_rxenadfe_sdr_ch1[8];
	pseudo_bit_t dyn_disable_rxenadfe_sdr_ch2[8];
	pseudo_bit_t dyn_disable_rxenadfe_sdr_ch3[8];
	pseudo_bit_t dyn_disable_rxenale_sdr_ch0[1];
	pseudo_bit_t dyn_disable_rxenale_sdr_ch1[1];
	pseudo_bit_t dyn_disable_rxenale_sdr_ch2[1];
	pseudo_bit_t dyn_disable_rxenale_sdr_ch3[1];
	pseudo_bit_t dyn_disable_rxenagain_sdr_ch0[1];
	pseudo_bit_t dyn_disable_rxenagain_sdr_ch1[1];
	pseudo_bit_t dyn_disable_rxenagain_sdr_ch2[1];
	pseudo_bit_t dyn_disable_rxenagain_sdr_ch3[1];
	pseudo_bit_t _unused_0[24];
};
struct QIB_7322_ADAPT_DISABLE_DYNAMIC_SDR_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ADAPT_DISABLE_DYNAMIC_SDR_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ADAPT_DISABLE_STATIC_DDR_0_offset 0x00001650UL
struct QIB_7322_ADAPT_DISABLE_STATIC_DDR_0_pb {
	pseudo_bit_t static_disable_rxenadfe_ddr_ch0[8];
	pseudo_bit_t static_disable_rxenadfe_ddr_ch1[8];
	pseudo_bit_t static_disable_rxenadfe_ddr_ch2[8];
	pseudo_bit_t static_disable_rxenadfe_ddr_ch3[8];
	pseudo_bit_t static_disable_rxenale_ddr_ch0[1];
	pseudo_bit_t static_disable_rxenale_ddr_ch1[1];
	pseudo_bit_t static_disable_rxenale_ddr_ch2[1];
	pseudo_bit_t static_disable_rxenale_ddr_ch3[1];
	pseudo_bit_t static_disable_rxenagain_ddr_ch0[1];
	pseudo_bit_t static_disable_rxenagain_ddr_ch1[1];
	pseudo_bit_t static_disable_rxenagain_ddr_ch2[1];
	pseudo_bit_t static_disable_rxenagain_ddr_ch3[1];
	pseudo_bit_t _unused_0[24];
};
struct QIB_7322_ADAPT_DISABLE_STATIC_DDR_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ADAPT_DISABLE_STATIC_DDR_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ADAPT_DISABLE_DYNAMIC_DDR_0_offset 0x00001658UL
struct QIB_7322_ADAPT_DISABLE_DYNAMIC_DDR_0_pb {
	pseudo_bit_t dyn_disable_rxenadfe_ddr_ch0[8];
	pseudo_bit_t dyn_disable_rxenadfe_ddr_ch1[8];
	pseudo_bit_t dyn_disable_rxenadfe_ddr_ch2[8];
	pseudo_bit_t dyn_disable_rxenadfe_ddr_ch3[8];
	pseudo_bit_t dyn_disable_rxenale_ddr_ch0[1];
	pseudo_bit_t dyn_disable_rxenale_ddr_ch1[1];
	pseudo_bit_t dyn_disable_rxenale_ddr_ch2[1];
	pseudo_bit_t dyn_disable_rxenale_ddr_ch3[1];
	pseudo_bit_t dyn_disable_rxenagain_ddr_ch0[1];
	pseudo_bit_t dyn_disable_rxenagain_ddr_ch1[1];
	pseudo_bit_t dyn_disable_rxenagain_ddr_ch2[1];
	pseudo_bit_t dyn_disable_rxenagain_ddr_ch3[1];
	pseudo_bit_t _unused_0[24];
};
struct QIB_7322_ADAPT_DISABLE_DYNAMIC_DDR_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ADAPT_DISABLE_DYNAMIC_DDR_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ADAPT_DISABLE_STATIC_QDR_0_offset 0x00001660UL
struct QIB_7322_ADAPT_DISABLE_STATIC_QDR_0_pb {
	pseudo_bit_t static_disable_rxenadfe_qdr_ch0[8];
	pseudo_bit_t static_disable_rxenadfe_qdr_ch1[8];
	pseudo_bit_t static_disable_rxenadfe_qdr_ch2[8];
	pseudo_bit_t static_disable_rxenadfe_qdr_ch3[8];
	pseudo_bit_t static_disable_rxenale_qdr_ch0[1];
	pseudo_bit_t static_disable_rxenale_qdr_ch1[1];
	pseudo_bit_t static_disable_rxenale_qdr_ch2[1];
	pseudo_bit_t static_disable_rxenale_qdr_ch3[1];
	pseudo_bit_t static_disable_rxenagain_qdr_ch0[1];
	pseudo_bit_t static_disable_rxenagain_qdr_ch1[1];
	pseudo_bit_t static_disable_rxenagain_qdr_ch2[1];
	pseudo_bit_t static_disable_rxenagain_qdr_ch3[1];
	pseudo_bit_t _unused_0[24];
};
struct QIB_7322_ADAPT_DISABLE_STATIC_QDR_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ADAPT_DISABLE_STATIC_QDR_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ADAPT_DISABLE_DYNAMIC_QDR_0_offset 0x00001668UL
struct QIB_7322_ADAPT_DISABLE_DYNAMIC_QDR_0_pb {
	pseudo_bit_t dyn_disable_rxenadfe_qdr_ch0[8];
	pseudo_bit_t dyn_disable_rxenadfe_qdr_ch1[8];
	pseudo_bit_t dyn_disable_rxenadfe_qdr_ch2[8];
	pseudo_bit_t dyn_disable_rxenadfe_qdr_ch3[8];
	pseudo_bit_t dyn_disable_rxenale_qdr_ch0[1];
	pseudo_bit_t dyn_disable_rxenale_qdr_ch1[1];
	pseudo_bit_t dyn_disable_rxenale_qdr_ch2[1];
	pseudo_bit_t dyn_disable_rxenale_qdr_ch3[1];
	pseudo_bit_t dyn_disable_rxenagain_qdr_ch0[1];
	pseudo_bit_t dyn_disable_rxenagain_qdr_ch1[1];
	pseudo_bit_t dyn_disable_rxenagain_qdr_ch2[1];
	pseudo_bit_t dyn_disable_rxenagain_qdr_ch3[1];
	pseudo_bit_t _unused_0[24];
};
struct QIB_7322_ADAPT_DISABLE_DYNAMIC_QDR_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ADAPT_DISABLE_DYNAMIC_QDR_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ADAPT_DISABLE_TIMER_THRESHOLD_0_offset 0x00001670UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrUnCorErrLogA_0_offset 0x00001800UL
struct QIB_7322_RxBufrUnCorErrLogA_0_pb {
	pseudo_bit_t RxBufrUnCorErrData_63_0[64];
};
struct QIB_7322_RxBufrUnCorErrLogA_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrUnCorErrLogA_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrUnCorErrLogB_0_offset 0x00001808UL
struct QIB_7322_RxBufrUnCorErrLogB_0_pb {
	pseudo_bit_t RxBufrUnCorErrData_127_64[64];
};
struct QIB_7322_RxBufrUnCorErrLogB_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrUnCorErrLogB_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrUnCorErrLogC_0_offset 0x00001810UL
struct QIB_7322_RxBufrUnCorErrLogC_0_pb {
	pseudo_bit_t RxBufrUnCorErrData_191_128[64];
};
struct QIB_7322_RxBufrUnCorErrLogC_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrUnCorErrLogC_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrUnCorErrLogD_0_offset 0x00001818UL
struct QIB_7322_RxBufrUnCorErrLogD_0_pb {
	pseudo_bit_t RxBufrUnCorErrData_255_192[64];
};
struct QIB_7322_RxBufrUnCorErrLogD_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrUnCorErrLogD_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrUnCorErrLogE_0_offset 0x00001820UL
struct QIB_7322_RxBufrUnCorErrLogE_0_pb {
	pseudo_bit_t RxBufrUnCorErrData_258_256[3];
	pseudo_bit_t RxBufrUnCorErrCheckBit_36_0[37];
	pseudo_bit_t RxBufrUnCorErrAddr_15_0[16];
	pseudo_bit_t _unused_0[8];
};
struct QIB_7322_RxBufrUnCorErrLogE_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrUnCorErrLogE_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxFlagUnCorErrLogA_0_offset 0x00001828UL
struct QIB_7322_RxFlagUnCorErrLogA_0_pb {
	pseudo_bit_t RxFlagUnCorErrData_63_0[64];
};
struct QIB_7322_RxFlagUnCorErrLogA_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxFlagUnCorErrLogA_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxFlagUnCorErrLogB_0_offset 0x00001830UL
struct QIB_7322_RxFlagUnCorErrLogB_0_pb {
	pseudo_bit_t RxFlagUnCorErrCheckBit_7_0[8];
	pseudo_bit_t RxFlagUnCorErrAddr_12_0[13];
	pseudo_bit_t _unused_0[43];
};
struct QIB_7322_RxFlagUnCorErrLogB_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxFlagUnCorErrLogB_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxLkupiqUnCorErrLogA_0_offset 0x00001840UL
struct QIB_7322_RxLkupiqUnCorErrLogA_0_pb {
	pseudo_bit_t RxLkupiqUnCorErrData_45_0[46];
	pseudo_bit_t RxLkupiqUnCorErrCheckBit_7_0[8];
	pseudo_bit_t _unused_0[10];
};
struct QIB_7322_RxLkupiqUnCorErrLogA_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxLkupiqUnCorErrLogA_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxLkupiqUnCorErrLogB_0_offset 0x00001848UL
struct QIB_7322_RxLkupiqUnCorErrLogB_0_pb {
	pseudo_bit_t RxLkupiqUnCorErrAddr_12_0[13];
	pseudo_bit_t _unused_0[51];
};
struct QIB_7322_RxLkupiqUnCorErrLogB_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxLkupiqUnCorErrLogB_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxHdrFifoUnCorErrLogA_0_offset 0x00001850UL
struct QIB_7322_RxHdrFifoUnCorErrLogA_0_pb {
	pseudo_bit_t RxHdrFifoUnCorErrData_63_0[64];
};
struct QIB_7322_RxHdrFifoUnCorErrLogA_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxHdrFifoUnCorErrLogA_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxHdrFifoUnCorErrLogB_0_offset 0x00001858UL
struct QIB_7322_RxHdrFifoUnCorErrLogB_0_pb {
	pseudo_bit_t RxHdrFifoUnCorErrData_127_64[64];
};
struct QIB_7322_RxHdrFifoUnCorErrLogB_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxHdrFifoUnCorErrLogB_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxHdrFifoUnCorErrLogC_0_offset 0x00001860UL
struct QIB_7322_RxHdrFifoUnCorErrLogC_0_pb {
	pseudo_bit_t RxHdrFifoUnCorErrCheckBit_15_0[16];
	pseudo_bit_t RxHdrFifoUnCorErrAddr_10_0[11];
	pseudo_bit_t _unused_0[37];
};
struct QIB_7322_RxHdrFifoUnCorErrLogC_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxHdrFifoUnCorErrLogC_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDataFifoUnCorErrLogA_0_offset 0x00001868UL
struct QIB_7322_RxDataFifoUnCorErrLogA_0_pb {
	pseudo_bit_t RxDataFifoUnCorErrData_63_0[64];
};
struct QIB_7322_RxDataFifoUnCorErrLogA_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxDataFifoUnCorErrLogA_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDataFifoUnCorErrLogB_0_offset 0x00001870UL
struct QIB_7322_RxDataFifoUnCorErrLogB_0_pb {
	pseudo_bit_t RxDataFifoUnCorErrData_127_64[64];
};
struct QIB_7322_RxDataFifoUnCorErrLogB_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxDataFifoUnCorErrLogB_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDataFifoUnCorErrLogC_0_offset 0x00001878UL
struct QIB_7322_RxDataFifoUnCorErrLogC_0_pb {
	pseudo_bit_t RxDataFifoUnCorErrCheckBit_15_0[16];
	pseudo_bit_t RxDataFifoUnCorErrAddr_10_0[11];
	pseudo_bit_t _unused_0[37];
};
struct QIB_7322_RxDataFifoUnCorErrLogC_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxDataFifoUnCorErrLogC_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_LaFifoArray0UnCorErrLog_0_offset 0x00001880UL
struct QIB_7322_LaFifoArray0UnCorErrLog_0_pb {
	pseudo_bit_t LaFifoArray0UnCorErrData_34_0[35];
	pseudo_bit_t LaFifoArray0UnCorErrCheckBit_10_0[11];
	pseudo_bit_t LaFifoArray0UnCorErrAddr_10_0[11];
	pseudo_bit_t _unused_0[7];
};
struct QIB_7322_LaFifoArray0UnCorErrLog_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_LaFifoArray0UnCorErrLog_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RmFifoArrayUnCorErrLogA_0_offset 0x000018c0UL
struct QIB_7322_RmFifoArrayUnCorErrLogA_0_pb {
	pseudo_bit_t RmFifoArrayUnCorErrData_63_0[64];
};
struct QIB_7322_RmFifoArrayUnCorErrLogA_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RmFifoArrayUnCorErrLogA_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RmFifoArrayUnCorErrLogB_0_offset 0x000018c8UL
struct QIB_7322_RmFifoArrayUnCorErrLogB_0_pb {
	pseudo_bit_t RmFifoArrayUnCorErrData_127_64[64];
};
struct QIB_7322_RmFifoArrayUnCorErrLogB_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RmFifoArrayUnCorErrLogB_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RmFifoArrayUnCorErrLogC_0_offset 0x000018d0UL
struct QIB_7322_RmFifoArrayUnCorErrLogC_0_pb {
	pseudo_bit_t RmFifoArrayUnCorErrCheckBit_27_0[28];
	pseudo_bit_t RmFifoArrayUnCorErrAddr_13_0[14];
	pseudo_bit_t _unused_0[18];
	pseudo_bit_t RmFifoArrayUnCorErrDword_3_0[4];
};
struct QIB_7322_RmFifoArrayUnCorErrLogC_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RmFifoArrayUnCorErrLogC_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrCorErrLogA_0_offset 0x00001900UL
struct QIB_7322_RxBufrCorErrLogA_0_pb {
	pseudo_bit_t RxBufrCorErrData_63_0[64];
};
struct QIB_7322_RxBufrCorErrLogA_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrCorErrLogA_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrCorErrLogB_0_offset 0x00001908UL
struct QIB_7322_RxBufrCorErrLogB_0_pb {
	pseudo_bit_t RxBufrCorErrData_127_64[64];
};
struct QIB_7322_RxBufrCorErrLogB_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrCorErrLogB_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrCorErrLogC_0_offset 0x00001910UL
struct QIB_7322_RxBufrCorErrLogC_0_pb {
	pseudo_bit_t RxBufrCorErrData_191_128[64];
};
struct QIB_7322_RxBufrCorErrLogC_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrCorErrLogC_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrCorErrLogD_0_offset 0x00001918UL
struct QIB_7322_RxBufrCorErrLogD_0_pb {
	pseudo_bit_t RxBufrCorErrData_255_192[64];
};
struct QIB_7322_RxBufrCorErrLogD_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrCorErrLogD_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrCorErrLogE_0_offset 0x00001920UL
struct QIB_7322_RxBufrCorErrLogE_0_pb {
	pseudo_bit_t RxBufrCorErrData_258_256[3];
	pseudo_bit_t RxBufrCorErrCheckBit_36_0[37];
	pseudo_bit_t RxBufrCorErrAddr_15_0[16];
	pseudo_bit_t _unused_0[8];
};
struct QIB_7322_RxBufrCorErrLogE_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrCorErrLogE_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxFlagCorErrLogA_0_offset 0x00001928UL
struct QIB_7322_RxFlagCorErrLogA_0_pb {
	pseudo_bit_t RxFlagCorErrData_63_0[64];
};
struct QIB_7322_RxFlagCorErrLogA_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxFlagCorErrLogA_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxFlagCorErrLogB_0_offset 0x00001930UL
struct QIB_7322_RxFlagCorErrLogB_0_pb {
	pseudo_bit_t RxFlagCorErrCheckBit_7_0[8];
	pseudo_bit_t RxFlagCorErrAddr_12_0[13];
	pseudo_bit_t _unused_0[43];
};
struct QIB_7322_RxFlagCorErrLogB_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxFlagCorErrLogB_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxLkupiqCorErrLogA_0_offset 0x00001940UL
struct QIB_7322_RxLkupiqCorErrLogA_0_pb {
	pseudo_bit_t RxLkupiqCorErrData_45_0[46];
	pseudo_bit_t RxLkupiqCorErrCheckBit_7_0[8];
	pseudo_bit_t _unused_0[10];
};
struct QIB_7322_RxLkupiqCorErrLogA_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxLkupiqCorErrLogA_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxLkupiqCorErrLogB_0_offset 0x00001948UL
struct QIB_7322_RxLkupiqCorErrLogB_0_pb {
	pseudo_bit_t RxLkupiqCorErrAddr_12_0[13];
	pseudo_bit_t _unused_0[51];
};
struct QIB_7322_RxLkupiqCorErrLogB_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxLkupiqCorErrLogB_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxHdrFifoCorErrLogA_0_offset 0x00001950UL
struct QIB_7322_RxHdrFifoCorErrLogA_0_pb {
	pseudo_bit_t RxHdrFifoCorErrData_63_0[64];
};
struct QIB_7322_RxHdrFifoCorErrLogA_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxHdrFifoCorErrLogA_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxHdrFifoCorErrLogB_0_offset 0x00001958UL
struct QIB_7322_RxHdrFifoCorErrLogB_0_pb {
	pseudo_bit_t RxHdrFifoCorErrData_127_64[64];
};
struct QIB_7322_RxHdrFifoCorErrLogB_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxHdrFifoCorErrLogB_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxHdrFifoCorErrLogC_0_offset 0x00001960UL
struct QIB_7322_RxHdrFifoCorErrLogC_0_pb {
	pseudo_bit_t RxHdrFifoCorErrCheckBit_15_0[16];
	pseudo_bit_t RxHdrFifoCorErrAddr_10_0[11];
	pseudo_bit_t _unused_0[37];
};
struct QIB_7322_RxHdrFifoCorErrLogC_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxHdrFifoCorErrLogC_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDataFifoCorErrLogA_0_offset 0x00001968UL
struct QIB_7322_RxDataFifoCorErrLogA_0_pb {
	pseudo_bit_t RxDataFifoCorErrData_63_0[64];
};
struct QIB_7322_RxDataFifoCorErrLogA_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxDataFifoCorErrLogA_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDataFifoCorErrLogB_0_offset 0x00001970UL
struct QIB_7322_RxDataFifoCorErrLogB_0_pb {
	pseudo_bit_t RxDataFifoCorErrData_127_64[64];
};
struct QIB_7322_RxDataFifoCorErrLogB_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxDataFifoCorErrLogB_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDataFifoCorErrLogC_0_offset 0x00001978UL
struct QIB_7322_RxDataFifoCorErrLogC_0_pb {
	pseudo_bit_t RxDataFifoCorErrCheckBit_15_0[16];
	pseudo_bit_t RxDataFifoCorErrAddr_10_0[11];
	pseudo_bit_t _unused_0[37];
};
struct QIB_7322_RxDataFifoCorErrLogC_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxDataFifoCorErrLogC_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_LaFifoArray0CorErrLog_0_offset 0x00001980UL
struct QIB_7322_LaFifoArray0CorErrLog_0_pb {
	pseudo_bit_t LaFifoArray0CorErrData_34_0[35];
	pseudo_bit_t LaFifoArray0CorErrCheckBit_10_0[11];
	pseudo_bit_t LaFifoArray0CorErrAddr_10_0[11];
	pseudo_bit_t _unused_0[7];
};
struct QIB_7322_LaFifoArray0CorErrLog_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_LaFifoArray0CorErrLog_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RmFifoArrayCorErrLogA_0_offset 0x000019c0UL
struct QIB_7322_RmFifoArrayCorErrLogA_0_pb {
	pseudo_bit_t RmFifoArrayCorErrData_63_0[64];
};
struct QIB_7322_RmFifoArrayCorErrLogA_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RmFifoArrayCorErrLogA_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RmFifoArrayCorErrLogB_0_offset 0x000019c8UL
struct QIB_7322_RmFifoArrayCorErrLogB_0_pb {
	pseudo_bit_t RmFifoArrayCorErrData_127_64[64];
};
struct QIB_7322_RmFifoArrayCorErrLogB_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RmFifoArrayCorErrLogB_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RmFifoArrayCorErrLogC_0_offset 0x000019d0UL
struct QIB_7322_RmFifoArrayCorErrLogC_0_pb {
	pseudo_bit_t RmFifoArrayCorErrCheckBit_27_0[28];
	pseudo_bit_t RmFifoArrayCorErrAddr_13_0[14];
	pseudo_bit_t _unused_0[18];
	pseudo_bit_t RmFifoArrayCorErrDword_3_0[4];
};
struct QIB_7322_RmFifoArrayCorErrLogC_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RmFifoArrayCorErrLogC_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_HighPriorityLimit_0_offset 0x00001bc0UL
struct QIB_7322_HighPriorityLimit_0_pb {
	pseudo_bit_t Limit[8];
	pseudo_bit_t _unused_0[56];
};
struct QIB_7322_HighPriorityLimit_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_HighPriorityLimit_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_LowPriority0_0_offset 0x00001c00UL
struct QIB_7322_LowPriority0_0_pb {
	pseudo_bit_t Weight[8];
	pseudo_bit_t _unused_0[8];
	pseudo_bit_t VirtualLane[3];
	pseudo_bit_t _unused_1[45];
};
struct QIB_7322_LowPriority0_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_LowPriority0_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_HighPriority0_0_offset 0x00001e00UL
struct QIB_7322_HighPriority0_0_pb {
	pseudo_bit_t Weight[8];
	pseudo_bit_t _unused_0[8];
	pseudo_bit_t VirtualLane[3];
	pseudo_bit_t _unused_1[45];
};
struct QIB_7322_HighPriority0_0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_HighPriority0_0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_CntrRegBase_1_offset 0x00002028UL
/* Default value: 0x0000000000013000 */

#define QIB_7322_ErrMask_1_offset 0x00002080UL
struct QIB_7322_ErrMask_1_pb {
	pseudo_bit_t RcvFormatErrMask[1];
	pseudo_bit_t RcvVCRCErrMask[1];
	pseudo_bit_t RcvICRCErrMask[1];
	pseudo_bit_t RcvMinPktLenErrMask[1];
	pseudo_bit_t RcvMaxPktLenErrMask[1];
	pseudo_bit_t RcvLongPktLenErrMask[1];
	pseudo_bit_t RcvShortPktLenErrMask[1];
	pseudo_bit_t RcvUnexpectedCharErrMask[1];
	pseudo_bit_t RcvUnsupportedVLErrMask[1];
	pseudo_bit_t RcvEBPErrMask[1];
	pseudo_bit_t RcvIBFlowErrMask[1];
	pseudo_bit_t RcvBadVersionErrMask[1];
	pseudo_bit_t _unused_0[2];
	pseudo_bit_t RcvBadTidErrMask[1];
	pseudo_bit_t RcvHdrLenErrMask[1];
	pseudo_bit_t RcvHdrErrMask[1];
	pseudo_bit_t RcvIBLostLinkErrMask[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t SendMinPktLenErrMask[1];
	pseudo_bit_t SendMaxPktLenErrMask[1];
	pseudo_bit_t SendUnderRunErrMask[1];
	pseudo_bit_t SendPktLenErrMask[1];
	pseudo_bit_t SendDroppedSmpPktErrMask[1];
	pseudo_bit_t SendDroppedDataPktErrMask[1];
	pseudo_bit_t _unused_2[1];
	pseudo_bit_t SendUnexpectedPktNumErrMask[1];
	pseudo_bit_t SendUnsupportedVLErrMask[1];
	pseudo_bit_t SendBufMisuseErrMask[1];
	pseudo_bit_t SDmaGenMismatchErrMask[1];
	pseudo_bit_t SDmaOutOfBoundErrMask[1];
	pseudo_bit_t SDmaTailOutOfBoundErrMask[1];
	pseudo_bit_t SDmaBaseErrMask[1];
	pseudo_bit_t SDma1stDescErrMask[1];
	pseudo_bit_t SDmaRpyTagErrMask[1];
	pseudo_bit_t SDmaDwEnErrMask[1];
	pseudo_bit_t SDmaMissingDwErrMask[1];
	pseudo_bit_t SDmaUnexpDataErrMask[1];
	pseudo_bit_t SDmaDescAddrMisalignErrMask[1];
	pseudo_bit_t SDmaHaltErrMask[1];
	pseudo_bit_t _unused_3[4];
	pseudo_bit_t VL15BufMisuseErrMask[1];
	pseudo_bit_t _unused_4[2];
	pseudo_bit_t SHeadersErrMask[1];
	pseudo_bit_t IBStatusChangedMask[1];
	pseudo_bit_t _unused_5[5];
};
struct QIB_7322_ErrMask_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ErrMask_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ErrStatus_1_offset 0x00002088UL
struct QIB_7322_ErrStatus_1_pb {
	pseudo_bit_t RcvFormatErr[1];
	pseudo_bit_t RcvVCRCErr[1];
	pseudo_bit_t RcvICRCErr[1];
	pseudo_bit_t RcvMinPktLenErr[1];
	pseudo_bit_t RcvMaxPktLenErr[1];
	pseudo_bit_t RcvLongPktLenErr[1];
	pseudo_bit_t RcvShortPktLenErr[1];
	pseudo_bit_t RcvUnexpectedCharErr[1];
	pseudo_bit_t RcvUnsupportedVLErr[1];
	pseudo_bit_t RcvEBPErr[1];
	pseudo_bit_t RcvIBFlowErr[1];
	pseudo_bit_t RcvBadVersionErr[1];
	pseudo_bit_t _unused_0[2];
	pseudo_bit_t RcvBadTidErr[1];
	pseudo_bit_t RcvHdrLenErr[1];
	pseudo_bit_t RcvHdrErr[1];
	pseudo_bit_t RcvIBLostLinkErr[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t SendMinPktLenErr[1];
	pseudo_bit_t SendMaxPktLenErr[1];
	pseudo_bit_t SendUnderRunErr[1];
	pseudo_bit_t SendPktLenErr[1];
	pseudo_bit_t SendDroppedSmpPktErr[1];
	pseudo_bit_t SendDroppedDataPktErr[1];
	pseudo_bit_t _unused_2[1];
	pseudo_bit_t SendUnexpectedPktNumErr[1];
	pseudo_bit_t SendUnsupportedVLErr[1];
	pseudo_bit_t SendBufMisuseErr[1];
	pseudo_bit_t SDmaGenMismatchErr[1];
	pseudo_bit_t SDmaOutOfBoundErr[1];
	pseudo_bit_t SDmaTailOutOfBoundErr[1];
	pseudo_bit_t SDmaBaseErr[1];
	pseudo_bit_t SDma1stDescErr[1];
	pseudo_bit_t SDmaRpyTagErr[1];
	pseudo_bit_t SDmaDwEnErr[1];
	pseudo_bit_t SDmaMissingDwErr[1];
	pseudo_bit_t SDmaUnexpDataErr[1];
	pseudo_bit_t SDmaDescAddrMisalignErr[1];
	pseudo_bit_t SDmaHaltErr[1];
	pseudo_bit_t _unused_3[4];
	pseudo_bit_t VL15BufMisuseErr[1];
	pseudo_bit_t _unused_4[2];
	pseudo_bit_t SHeadersErr[1];
	pseudo_bit_t IBStatusChanged[1];
	pseudo_bit_t _unused_5[5];
};
struct QIB_7322_ErrStatus_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ErrStatus_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ErrClear_1_offset 0x00002090UL
struct QIB_7322_ErrClear_1_pb {
	pseudo_bit_t RcvFormatErrClear[1];
	pseudo_bit_t RcvVCRCErrClear[1];
	pseudo_bit_t RcvICRCErrClear[1];
	pseudo_bit_t RcvMinPktLenErrClear[1];
	pseudo_bit_t RcvMaxPktLenErrClear[1];
	pseudo_bit_t RcvLongPktLenErrClear[1];
	pseudo_bit_t RcvShortPktLenErrClear[1];
	pseudo_bit_t RcvUnexpectedCharErrClear[1];
	pseudo_bit_t RcvUnsupportedVLErrClear[1];
	pseudo_bit_t RcvEBPErrClear[1];
	pseudo_bit_t RcvIBFlowErrClear[1];
	pseudo_bit_t RcvBadVersionErrClear[1];
	pseudo_bit_t _unused_0[2];
	pseudo_bit_t RcvBadTidErrClear[1];
	pseudo_bit_t RcvHdrLenErrClear[1];
	pseudo_bit_t RcvHdrErrClear[1];
	pseudo_bit_t RcvIBLostLinkErrClear[1];
	pseudo_bit_t _unused_1[11];
	pseudo_bit_t SendMinPktLenErrClear[1];
	pseudo_bit_t SendMaxPktLenErrClear[1];
	pseudo_bit_t SendUnderRunErrClear[1];
	pseudo_bit_t SendPktLenErrClear[1];
	pseudo_bit_t SendDroppedSmpPktErrClear[1];
	pseudo_bit_t SendDroppedDataPktErrClear[1];
	pseudo_bit_t _unused_2[1];
	pseudo_bit_t SendUnexpectedPktNumErrClear[1];
	pseudo_bit_t SendUnsupportedVLErrClear[1];
	pseudo_bit_t SendBufMisuseErrClear[1];
	pseudo_bit_t SDmaGenMismatchErrClear[1];
	pseudo_bit_t SDmaOutOfBoundErrClear[1];
	pseudo_bit_t SDmaTailOutOfBoundErrClear[1];
	pseudo_bit_t SDmaBaseErrClear[1];
	pseudo_bit_t SDma1stDescErrClear[1];
	pseudo_bit_t SDmaRpyTagErrClear[1];
	pseudo_bit_t SDmaDwEnErrClear[1];
	pseudo_bit_t SDmaMissingDwErrClear[1];
	pseudo_bit_t SDmaUnexpDataErrClear[1];
	pseudo_bit_t SDmaDescAddrMisalignErrClear[1];
	pseudo_bit_t SDmaHaltErrClear[1];
	pseudo_bit_t _unused_3[4];
	pseudo_bit_t VL15BufMisuseErrClear[1];
	pseudo_bit_t _unused_4[2];
	pseudo_bit_t SHeadersErrClear[1];
	pseudo_bit_t IBStatusChangedClear[1];
	pseudo_bit_t _unused_5[5];
};
struct QIB_7322_ErrClear_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ErrClear_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_TXEStatus_1_offset 0x000020b8UL
struct QIB_7322_TXEStatus_1_pb {
	pseudo_bit_t LaFifoEmpty_VL0[1];
	pseudo_bit_t LaFifoEmpty_VL1[1];
	pseudo_bit_t LaFifoEmpty_VL2[1];
	pseudo_bit_t LaFifoEmpty_VL3[1];
	pseudo_bit_t LaFifoEmpty_VL4[1];
	pseudo_bit_t LaFifoEmpty_VL5[1];
	pseudo_bit_t LaFifoEmpty_VL6[1];
	pseudo_bit_t LaFifoEmpty_VL7[1];
	pseudo_bit_t _unused_0[7];
	pseudo_bit_t LaFifoEmpty_VL15[1];
	pseudo_bit_t _unused_1[14];
	pseudo_bit_t RmFifoEmpty[1];
	pseudo_bit_t TXE_IBC_Idle[1];
	pseudo_bit_t _unused_2[32];
};
struct QIB_7322_TXEStatus_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_TXEStatus_1_pb );
};
/* Default value: 0x0000000XC00080FF */

#define QIB_7322_RcvCtrl_1_offset 0x00002100UL
struct QIB_7322_RcvCtrl_1_pb {
	pseudo_bit_t _unused_0[1];
	pseudo_bit_t ContextEnableKernel[1];
	pseudo_bit_t ContextEnableUser[16];
	pseudo_bit_t _unused_1[21];
	pseudo_bit_t RcvIBPortEnable[1];
	pseudo_bit_t RcvQPMapEnable[1];
	pseudo_bit_t RcvPartitionKeyDisable[1];
	pseudo_bit_t RcvResetCredit[1];
	pseudo_bit_t _unused_2[21];
};
struct QIB_7322_RcvCtrl_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvCtrl_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvBTHQP_1_offset 0x00002108UL
struct QIB_7322_RcvBTHQP_1_pb {
	pseudo_bit_t RcvBTHQP[24];
	pseudo_bit_t _unused_0[40];
};
struct QIB_7322_RcvBTHQP_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvBTHQP_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvQPMapTableA_1_offset 0x00002110UL
struct QIB_7322_RcvQPMapTableA_1_pb {
	pseudo_bit_t RcvQPMapContext0[5];
	pseudo_bit_t RcvQPMapContext1[5];
	pseudo_bit_t RcvQPMapContext2[5];
	pseudo_bit_t RcvQPMapContext3[5];
	pseudo_bit_t RcvQPMapContext4[5];
	pseudo_bit_t RcvQPMapContext5[5];
	pseudo_bit_t _unused_0[34];
};
struct QIB_7322_RcvQPMapTableA_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvQPMapTableA_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvQPMapTableB_1_offset 0x00002118UL
struct QIB_7322_RcvQPMapTableB_1_pb {
	pseudo_bit_t RcvQPMapContext6[5];
	pseudo_bit_t RcvQPMapContext7[5];
	pseudo_bit_t RcvQPMapContext8[5];
	pseudo_bit_t RcvQPMapContext9[5];
	pseudo_bit_t RcvQPMapContext10[5];
	pseudo_bit_t RcvQPMapContext11[5];
	pseudo_bit_t _unused_0[34];
};
struct QIB_7322_RcvQPMapTableB_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvQPMapTableB_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvQPMapTableC_1_offset 0x00002120UL
struct QIB_7322_RcvQPMapTableC_1_pb {
	pseudo_bit_t RcvQPMapContext12[5];
	pseudo_bit_t RcvQPMapContext13[5];
	pseudo_bit_t RcvQPMapContext14[5];
	pseudo_bit_t RcvQPMapContext15[5];
	pseudo_bit_t RcvQPMapContext16[5];
	pseudo_bit_t RcvQPMapContext17[5];
	pseudo_bit_t _unused_0[34];
};
struct QIB_7322_RcvQPMapTableC_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvQPMapTableC_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvQPMapTableD_1_offset 0x00002128UL
struct QIB_7322_RcvQPMapTableD_1_pb {
	pseudo_bit_t RcvQPMapContext18[5];
	pseudo_bit_t RcvQPMapContext19[5];
	pseudo_bit_t RcvQPMapContext20[5];
	pseudo_bit_t RcvQPMapContext21[5];
	pseudo_bit_t RcvQPMapContext22[5];
	pseudo_bit_t RcvQPMapContext23[5];
	pseudo_bit_t _unused_0[34];
};
struct QIB_7322_RcvQPMapTableD_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvQPMapTableD_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvQPMapTableE_1_offset 0x00002130UL
struct QIB_7322_RcvQPMapTableE_1_pb {
	pseudo_bit_t RcvQPMapContext24[5];
	pseudo_bit_t RcvQPMapContext25[5];
	pseudo_bit_t RcvQPMapContext26[5];
	pseudo_bit_t RcvQPMapContext27[5];
	pseudo_bit_t RcvQPMapContext28[5];
	pseudo_bit_t RcvQPMapContext29[5];
	pseudo_bit_t _unused_0[34];
};
struct QIB_7322_RcvQPMapTableE_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvQPMapTableE_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvQPMapTableF_1_offset 0x00002138UL
struct QIB_7322_RcvQPMapTableF_1_pb {
	pseudo_bit_t RcvQPMapContext30[5];
	pseudo_bit_t RcvQPMapContext31[5];
	pseudo_bit_t _unused_0[54];
};
struct QIB_7322_RcvQPMapTableF_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvQPMapTableF_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_PSStat_1_offset 0x00002140UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PSStart_1_offset 0x00002148UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PSInterval_1_offset 0x00002150UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvStatus_1_offset 0x00002160UL
struct QIB_7322_RcvStatus_1_pb {
	pseudo_bit_t RxPktInProgress[1];
	pseudo_bit_t DmaeqBlockingContext[5];
	pseudo_bit_t _unused_0[58];
};
struct QIB_7322_RcvStatus_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvStatus_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvPartitionKey_1_offset 0x00002168UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvQPMulticastContext_1_offset 0x00002170UL
struct QIB_7322_RcvQPMulticastContext_1_pb {
	pseudo_bit_t RcvQpMcContext[5];
	pseudo_bit_t _unused_0[59];
};
struct QIB_7322_RcvQPMulticastContext_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvQPMulticastContext_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvPktLEDCnt_1_offset 0x00002178UL
struct QIB_7322_RcvPktLEDCnt_1_pb {
	pseudo_bit_t OFFperiod[32];
	pseudo_bit_t ONperiod[32];
};
struct QIB_7322_RcvPktLEDCnt_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvPktLEDCnt_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaIdleCnt_1_offset 0x00002180UL
struct QIB_7322_SendDmaIdleCnt_1_pb {
	pseudo_bit_t SendDmaIdleCnt[16];
	pseudo_bit_t _unused_0[48];
};
struct QIB_7322_SendDmaIdleCnt_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaIdleCnt_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaReloadCnt_1_offset 0x00002188UL
struct QIB_7322_SendDmaReloadCnt_1_pb {
	pseudo_bit_t SendDmaReloadCnt[16];
	pseudo_bit_t _unused_0[48];
};
struct QIB_7322_SendDmaReloadCnt_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaReloadCnt_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaDescCnt_1_offset 0x00002190UL
struct QIB_7322_SendDmaDescCnt_1_pb {
	pseudo_bit_t SendDmaDescCnt[16];
	pseudo_bit_t _unused_0[48];
};
struct QIB_7322_SendDmaDescCnt_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaDescCnt_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendCtrl_1_offset 0x000021c0UL
struct QIB_7322_SendCtrl_1_pb {
	pseudo_bit_t TxeAbortIbc[1];
	pseudo_bit_t TxeBypassIbc[1];
	pseudo_bit_t _unused_0[1];
	pseudo_bit_t SendEnable[1];
	pseudo_bit_t _unused_1[3];
	pseudo_bit_t ForceCreditUpToDate[1];
	pseudo_bit_t SDmaCleanup[1];
	pseudo_bit_t SDmaIntEnable[1];
	pseudo_bit_t SDmaSingleDescriptor[1];
	pseudo_bit_t SDmaEnable[1];
	pseudo_bit_t SDmaHalt[1];
	pseudo_bit_t TxeDrainLaFifo[1];
	pseudo_bit_t TxeDrainRmFifo[1];
	pseudo_bit_t IBVLArbiterEn[1];
	pseudo_bit_t _unused_2[48];
};
struct QIB_7322_SendCtrl_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendCtrl_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaBase_1_offset 0x000021f8UL
struct QIB_7322_SendDmaBase_1_pb {
	pseudo_bit_t SendDmaBase[48];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_SendDmaBase_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaBase_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaLenGen_1_offset 0x00002200UL
struct QIB_7322_SendDmaLenGen_1_pb {
	pseudo_bit_t Length[16];
	pseudo_bit_t Generation[3];
	pseudo_bit_t _unused_0[45];
};
struct QIB_7322_SendDmaLenGen_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaLenGen_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaTail_1_offset 0x00002208UL
struct QIB_7322_SendDmaTail_1_pb {
	pseudo_bit_t SendDmaTail[16];
	pseudo_bit_t _unused_0[48];
};
struct QIB_7322_SendDmaTail_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaTail_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaHead_1_offset 0x00002210UL
struct QIB_7322_SendDmaHead_1_pb {
	pseudo_bit_t SendDmaHead[16];
	pseudo_bit_t _unused_0[16];
	pseudo_bit_t InternalSendDmaHead[16];
	pseudo_bit_t _unused_1[16];
};
struct QIB_7322_SendDmaHead_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaHead_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaHeadAddr_1_offset 0x00002218UL
struct QIB_7322_SendDmaHeadAddr_1_pb {
	pseudo_bit_t SendDmaHeadAddr[48];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_SendDmaHeadAddr_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaHeadAddr_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaBufMask0_1_offset 0x00002220UL
struct QIB_7322_SendDmaBufMask0_1_pb {
	pseudo_bit_t BufMask_63_0[64];
};
struct QIB_7322_SendDmaBufMask0_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaBufMask0_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaStatus_1_offset 0x00002238UL
struct QIB_7322_SendDmaStatus_1_pb {
	pseudo_bit_t SplFifoDescIndex[16];
	pseudo_bit_t SplFifoBufNum[8];
	pseudo_bit_t SplFifoFull[1];
	pseudo_bit_t SplFifoEmpty[1];
	pseudo_bit_t SplFifoDisarmed[1];
	pseudo_bit_t SplFifoReadyToGo[1];
	pseudo_bit_t ScbFetchDescFlag[1];
	pseudo_bit_t ScbEntryValid[1];
	pseudo_bit_t ScbEmpty[1];
	pseudo_bit_t ScbFull[1];
	pseudo_bit_t RpyTag_7_0[8];
	pseudo_bit_t RpyLowAddr_6_0[7];
	pseudo_bit_t ScbDescIndex_13_0[14];
	pseudo_bit_t InternalSDmaHalt[1];
	pseudo_bit_t HaltInProg[1];
	pseudo_bit_t ScoreBoardDrainInProg[1];
};
struct QIB_7322_SendDmaStatus_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaStatus_1_pb );
};
/* Default value: 0x0000000042000000 */

#define QIB_7322_SendDmaPriorityThld_1_offset 0x00002258UL
struct QIB_7322_SendDmaPriorityThld_1_pb {
	pseudo_bit_t PriorityThreshold[4];
	pseudo_bit_t _unused_0[60];
};
struct QIB_7322_SendDmaPriorityThld_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaPriorityThld_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendHdrErrSymptom_1_offset 0x00002260UL
struct QIB_7322_SendHdrErrSymptom_1_pb {
	pseudo_bit_t PacketTooSmall[1];
	pseudo_bit_t RawIPV6[1];
	pseudo_bit_t SLIDFail[1];
	pseudo_bit_t QPFail[1];
	pseudo_bit_t PkeyFail[1];
	pseudo_bit_t GRHFail[1];
	pseudo_bit_t NonKeyPacket[1];
	pseudo_bit_t _unused_0[57];
};
struct QIB_7322_SendHdrErrSymptom_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendHdrErrSymptom_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxCreditVL0_1_offset 0x00002280UL
struct QIB_7322_RxCreditVL0_1_pb {
	pseudo_bit_t RxMaxCreditVL[12];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t RxBufrConsumedVL[12];
	pseudo_bit_t _unused_1[36];
};
struct QIB_7322_RxCreditVL0_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxCreditVL0_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaBufUsed0_1_offset 0x00002480UL
struct QIB_7322_SendDmaBufUsed0_1_pb {
	pseudo_bit_t BufUsed_63_0[64];
};
struct QIB_7322_SendDmaBufUsed0_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaBufUsed0_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendDmaReqTagUsed_1_offset 0x00002498UL
struct QIB_7322_SendDmaReqTagUsed_1_pb {
	pseudo_bit_t ReqTagUsed_7_0[8];
	pseudo_bit_t _unused_0[56];
};
struct QIB_7322_SendDmaReqTagUsed_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendDmaReqTagUsed_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendCheckControl_1_offset 0x000024a8UL
struct QIB_7322_SendCheckControl_1_pb {
	pseudo_bit_t PacketTooSmall_En[1];
	pseudo_bit_t RawIPV6_En[1];
	pseudo_bit_t SLID_En[1];
	pseudo_bit_t BTHQP_En[1];
	pseudo_bit_t PKey_En[1];
	pseudo_bit_t _unused_0[59];
};
struct QIB_7322_SendCheckControl_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendCheckControl_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendIBSLIDMask_1_offset 0x000024b0UL
struct QIB_7322_SendIBSLIDMask_1_pb {
	pseudo_bit_t SendIBSLIDMask_15_0[16];
	pseudo_bit_t _unused_0[48];
};
struct QIB_7322_SendIBSLIDMask_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendIBSLIDMask_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendIBSLIDAssign_1_offset 0x000024b8UL
struct QIB_7322_SendIBSLIDAssign_1_pb {
	pseudo_bit_t SendIBSLIDAssign_15_0[16];
	pseudo_bit_t _unused_0[48];
};
struct QIB_7322_SendIBSLIDAssign_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendIBSLIDAssign_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBCStatusA_1_offset 0x00002540UL
struct QIB_7322_IBCStatusA_1_pb {
	pseudo_bit_t LinkTrainingState[5];
	pseudo_bit_t LinkState[3];
	pseudo_bit_t LinkSpeedActive[1];
	pseudo_bit_t LinkWidthActive[1];
	pseudo_bit_t DDS_RXEQ_FAIL[1];
	pseudo_bit_t _unused_0[1];
	pseudo_bit_t IBRxLaneReversed[1];
	pseudo_bit_t IBTxLaneReversed[1];
	pseudo_bit_t ScrambleEn[1];
	pseudo_bit_t ScrambleCapRemote[1];
	pseudo_bit_t _unused_1[13];
	pseudo_bit_t LinkSpeedQDR[1];
	pseudo_bit_t TxReady[1];
	pseudo_bit_t _unused_2[1];
	pseudo_bit_t TxCreditOk_VL0[1];
	pseudo_bit_t TxCreditOk_VL1[1];
	pseudo_bit_t TxCreditOk_VL2[1];
	pseudo_bit_t TxCreditOk_VL3[1];
	pseudo_bit_t TxCreditOk_VL4[1];
	pseudo_bit_t TxCreditOk_VL5[1];
	pseudo_bit_t TxCreditOk_VL6[1];
	pseudo_bit_t TxCreditOk_VL7[1];
	pseudo_bit_t _unused_3[24];
};
struct QIB_7322_IBCStatusA_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBCStatusA_1_pb );
};
/* Default value: 0x0000000000000X02 */

#define QIB_7322_IBCStatusB_1_offset 0x00002548UL
struct QIB_7322_IBCStatusB_1_pb {
	pseudo_bit_t LinkRoundTripLatency[26];
	pseudo_bit_t ReqDDSLocalFromRmt[4];
	pseudo_bit_t RxEqLocalDevice[2];
	pseudo_bit_t heartbeat_crosstalk[4];
	pseudo_bit_t heartbeat_timed_out[1];
	pseudo_bit_t _unused_0[27];
};
struct QIB_7322_IBCStatusB_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBCStatusB_1_pb );
};
/* Default value: 0x00000000XXXXXXXX */

#define QIB_7322_IBCCtrlA_1_offset 0x00002560UL
struct QIB_7322_IBCCtrlA_1_pb {
	pseudo_bit_t FlowCtrlPeriod[8];
	pseudo_bit_t FlowCtrlWaterMark[8];
	pseudo_bit_t LinkInitCmd[3];
	pseudo_bit_t LinkCmd[2];
	pseudo_bit_t MaxPktLen[11];
	pseudo_bit_t PhyerrThreshold[4];
	pseudo_bit_t OverrunThreshold[4];
	pseudo_bit_t _unused_0[8];
	pseudo_bit_t NumVLane[3];
	pseudo_bit_t _unused_1[9];
	pseudo_bit_t IBStatIntReductionEn[1];
	pseudo_bit_t IBLinkEn[1];
	pseudo_bit_t LinkDownDefaultState[1];
	pseudo_bit_t Loopback[1];
};
struct QIB_7322_IBCCtrlA_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBCCtrlA_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBCCtrlB_1_offset 0x00002568UL
struct QIB_7322_IBCCtrlB_1_pb {
	pseudo_bit_t IB_ENHANCED_MODE[1];
	pseudo_bit_t SD_SPEED[1];
	pseudo_bit_t SD_SPEED_SDR[1];
	pseudo_bit_t SD_SPEED_DDR[1];
	pseudo_bit_t SD_SPEED_QDR[1];
	pseudo_bit_t IB_NUM_CHANNELS[2];
	pseudo_bit_t IB_POLARITY_REV_SUPP[1];
	pseudo_bit_t IB_LANE_REV_SUPPORTED[1];
	pseudo_bit_t SD_RX_EQUAL_ENABLE[1];
	pseudo_bit_t SD_ADD_ENB[1];
	pseudo_bit_t SD_DDSV[1];
	pseudo_bit_t SD_DDS[4];
	pseudo_bit_t HRTBT_ENB[1];
	pseudo_bit_t HRTBT_AUTO[1];
	pseudo_bit_t HRTBT_PORT[8];
	pseudo_bit_t HRTBT_REQ[1];
	pseudo_bit_t IB_ENABLE_FILT_DPKT[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t IB_DLID[16];
	pseudo_bit_t IB_DLID_MASK[16];
};
struct QIB_7322_IBCCtrlB_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBCCtrlB_1_pb );
};
/* Default value: 0x00000000000305FF */

#define QIB_7322_IBCCtrlC_1_offset 0x00002570UL
struct QIB_7322_IBCCtrlC_1_pb {
	pseudo_bit_t IB_FRONT_PORCH[5];
	pseudo_bit_t IB_BACK_PORCH[5];
	pseudo_bit_t _unused_0[54];
};
struct QIB_7322_IBCCtrlC_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBCCtrlC_1_pb );
};
/* Default value: 0x0000000000000301 */

#define QIB_7322_HRTBT_GUID_1_offset 0x00002588UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_IB_SDTEST_IF_TX_1_offset 0x00002590UL
struct QIB_7322_IB_SDTEST_IF_TX_1_pb {
	pseudo_bit_t TS_T_TX_VALID[1];
	pseudo_bit_t TS_3_TX_VALID[1];
	pseudo_bit_t VL_CAP[2];
	pseudo_bit_t CREDIT_CHANGE[1];
	pseudo_bit_t _unused_0[6];
	pseudo_bit_t TS_TX_OPCODE[2];
	pseudo_bit_t TS_TX_SPEED[3];
	pseudo_bit_t _unused_1[16];
	pseudo_bit_t TS_TX_TX_CFG[16];
	pseudo_bit_t TS_TX_RX_CFG[16];
};
struct QIB_7322_IB_SDTEST_IF_TX_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IB_SDTEST_IF_TX_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_IB_SDTEST_IF_RX_1_offset 0x00002598UL
struct QIB_7322_IB_SDTEST_IF_RX_1_pb {
	pseudo_bit_t TS_T_RX_VALID[1];
	pseudo_bit_t TS_3_RX_VALID[1];
	pseudo_bit_t _unused_0[14];
	pseudo_bit_t TS_RX_A[8];
	pseudo_bit_t TS_RX_B[8];
	pseudo_bit_t TS_RX_TX_CFG[16];
	pseudo_bit_t TS_RX_RX_CFG[16];
};
struct QIB_7322_IB_SDTEST_IF_RX_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IB_SDTEST_IF_RX_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBNCModeCtrl_1_offset 0x000025b8UL
struct QIB_7322_IBNCModeCtrl_1_pb {
	pseudo_bit_t TSMEnable_send_TS1[1];
	pseudo_bit_t TSMEnable_send_TS2[1];
	pseudo_bit_t TSMEnable_ignore_TSM_on_rx[1];
	pseudo_bit_t _unused_0[5];
	pseudo_bit_t TSMCode_TS1[9];
	pseudo_bit_t TSMCode_TS2[9];
	pseudo_bit_t _unused_1[6];
	pseudo_bit_t ScrambleCapLocal[1];
	pseudo_bit_t ScrambleCapRemoteMask[1];
	pseudo_bit_t ScrambleCapRemoteForce[1];
	pseudo_bit_t _unused_2[29];
};
struct QIB_7322_IBNCModeCtrl_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBNCModeCtrl_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBSerdesStatus_1_offset 0x000025d0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBPCSConfig_1_offset 0x000025d8UL
struct QIB_7322_IBPCSConfig_1_pb {
	pseudo_bit_t tx_rx_reset[1];
	pseudo_bit_t xcv_treset[1];
	pseudo_bit_t xcv_rreset[1];
	pseudo_bit_t _unused_0[6];
	pseudo_bit_t link_sync_mask[10];
	pseudo_bit_t _unused_1[45];
};
struct QIB_7322_IBPCSConfig_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBPCSConfig_1_pb );
};
/* Default value: 0x0000000000000007 */

#define QIB_7322_IBSerdesCtrl_1_offset 0x000025e0UL
struct QIB_7322_IBSerdesCtrl_1_pb {
	pseudo_bit_t CMODE[7];
	pseudo_bit_t _unused_0[1];
	pseudo_bit_t TXIDLE[1];
	pseudo_bit_t RXPD[1];
	pseudo_bit_t TXPD[1];
	pseudo_bit_t PLLPD[1];
	pseudo_bit_t LPEN[1];
	pseudo_bit_t RXLOSEN[1];
	pseudo_bit_t _unused_1[1];
	pseudo_bit_t IB_LAT_MODE[1];
	pseudo_bit_t CGMODE[4];
	pseudo_bit_t CHANNEL_RESET_N[4];
	pseudo_bit_t DISABLE_RXLATOFF_SDR[1];
	pseudo_bit_t DISABLE_RXLATOFF_DDR[1];
	pseudo_bit_t DISABLE_RXLATOFF_QDR[1];
	pseudo_bit_t _unused_2[37];
};
struct QIB_7322_IBSerdesCtrl_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBSerdesCtrl_1_pb );
};
/* Default value: 0x0000000000FFA00F */

#define QIB_7322_IBSD_TX_DEEMPHASIS_OVERRIDE_1_offset 0x00002600UL
struct QIB_7322_IBSD_TX_DEEMPHASIS_OVERRIDE_1_pb {
	pseudo_bit_t txcn1_ena[3];
	pseudo_bit_t txcn1_xtra_emph0[2];
	pseudo_bit_t txcp1_ena[4];
	pseudo_bit_t txc0_ena[5];
	pseudo_bit_t txampcntl_d2a[4];
	pseudo_bit_t _unused_0[12];
	pseudo_bit_t reset_tx_deemphasis_override[1];
	pseudo_bit_t tx_override_deemphasis_select[1];
	pseudo_bit_t _unused_1[32];
};
struct QIB_7322_IBSD_TX_DEEMPHASIS_OVERRIDE_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_IBSD_TX_DEEMPHASIS_OVERRIDE_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ADAPT_DISABLE_STATIC_SDR_1_offset 0x00002640UL
struct QIB_7322_ADAPT_DISABLE_STATIC_SDR_1_pb {
	pseudo_bit_t static_disable_rxenadfe_sdr_ch0[8];
	pseudo_bit_t static_disable_rxenadfe_sdr_ch1[8];
	pseudo_bit_t static_disable_rxenadfe_sdr_ch2[8];
	pseudo_bit_t static_disable_rxenadfe_sdr_ch3[8];
	pseudo_bit_t static_disable_rxenale_sdr_ch0[1];
	pseudo_bit_t static_disable_rxenale_sdr_ch1[1];
	pseudo_bit_t static_disable_rxenale_sdr_ch2[1];
	pseudo_bit_t static_disable_rxenale_sdr_ch3[1];
	pseudo_bit_t static_disable_rxenagain_sdr_ch0[1];
	pseudo_bit_t static_disable_rxenagain_sdr_ch1[1];
	pseudo_bit_t static_disable_rxenagain_sdr_ch2[1];
	pseudo_bit_t static_disable_rxenagain_sdr_ch3[1];
	pseudo_bit_t _unused_0[24];
};
struct QIB_7322_ADAPT_DISABLE_STATIC_SDR_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ADAPT_DISABLE_STATIC_SDR_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ADAPT_DISABLE_DYNAMIC_SDR_1_offset 0x00002648UL
struct QIB_7322_ADAPT_DISABLE_DYNAMIC_SDR_1_pb {
	pseudo_bit_t dyn_disable_rxenadfe_sdr_ch0[8];
	pseudo_bit_t dyn_disable_rxenadfe_sdr_ch1[8];
	pseudo_bit_t dyn_disable_rxenadfe_sdr_ch2[8];
	pseudo_bit_t dyn_disable_rxenadfe_sdr_ch3[8];
	pseudo_bit_t dyn_disable_rxenale_sdr_ch0[1];
	pseudo_bit_t dyn_disable_rxenale_sdr_ch1[1];
	pseudo_bit_t dyn_disable_rxenale_sdr_ch2[1];
	pseudo_bit_t dyn_disable_rxenale_sdr_ch3[1];
	pseudo_bit_t dyn_disable_rxenagain_sdr_ch0[1];
	pseudo_bit_t dyn_disable_rxenagain_sdr_ch1[1];
	pseudo_bit_t dyn_disable_rxenagain_sdr_ch2[1];
	pseudo_bit_t dyn_disable_rxenagain_sdr_ch3[1];
	pseudo_bit_t _unused_0[24];
};
struct QIB_7322_ADAPT_DISABLE_DYNAMIC_SDR_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ADAPT_DISABLE_DYNAMIC_SDR_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ADAPT_DISABLE_STATIC_DDR_1_offset 0x00002650UL
struct QIB_7322_ADAPT_DISABLE_STATIC_DDR_1_pb {
	pseudo_bit_t static_disable_rxenadfe_ddr_ch0[8];
	pseudo_bit_t static_disable_rxenadfe_ddr_ch1[8];
	pseudo_bit_t static_disable_rxenadfe_ddr_ch2[8];
	pseudo_bit_t static_disable_rxenadfe_ddr_ch3[8];
	pseudo_bit_t static_disable_rxenale_ddr_ch0[1];
	pseudo_bit_t static_disable_rxenale_ddr_ch1[1];
	pseudo_bit_t static_disable_rxenale_ddr_ch2[1];
	pseudo_bit_t static_disable_rxenale_ddr_ch3[1];
	pseudo_bit_t static_disable_rxenagain_ddr_ch0[1];
	pseudo_bit_t static_disable_rxenagain_ddr_ch1[1];
	pseudo_bit_t static_disable_rxenagain_ddr_ch2[1];
	pseudo_bit_t static_disable_rxenagain_ddr_ch3[1];
	pseudo_bit_t _unused_0[24];
};
struct QIB_7322_ADAPT_DISABLE_STATIC_DDR_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ADAPT_DISABLE_STATIC_DDR_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ADAPT_DISABLE_DYNAMIC_DDR_1_offset 0x00002658UL
struct QIB_7322_ADAPT_DISABLE_DYNAMIC_DDR_1_pb {
	pseudo_bit_t dyn_disable_rxenadfe_ddr_ch0[8];
	pseudo_bit_t dyn_disable_rxenadfe_ddr_ch1[8];
	pseudo_bit_t dyn_disable_rxenadfe_ddr_ch2[8];
	pseudo_bit_t dyn_disable_rxenadfe_ddr_ch3[8];
	pseudo_bit_t dyn_disable_rxenale_ddr_ch0[1];
	pseudo_bit_t dyn_disable_rxenale_ddr_ch1[1];
	pseudo_bit_t dyn_disable_rxenale_ddr_ch2[1];
	pseudo_bit_t dyn_disable_rxenale_ddr_ch3[1];
	pseudo_bit_t dyn_disable_rxenagain_ddr_ch0[1];
	pseudo_bit_t dyn_disable_rxenagain_ddr_ch1[1];
	pseudo_bit_t dyn_disable_rxenagain_ddr_ch2[1];
	pseudo_bit_t dyn_disable_rxenagain_ddr_ch3[1];
	pseudo_bit_t _unused_0[24];
};
struct QIB_7322_ADAPT_DISABLE_DYNAMIC_DDR_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ADAPT_DISABLE_DYNAMIC_DDR_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ADAPT_DISABLE_STATIC_QDR_1_offset 0x00002660UL
struct QIB_7322_ADAPT_DISABLE_STATIC_QDR_1_pb {
	pseudo_bit_t static_disable_rxenadfe_qdr_ch0[8];
	pseudo_bit_t static_disable_rxenadfe_qdr_ch1[8];
	pseudo_bit_t static_disable_rxenadfe_qdr_ch2[8];
	pseudo_bit_t static_disable_rxenadfe_qdr_ch3[8];
	pseudo_bit_t static_disable_rxenale_qdr_ch0[1];
	pseudo_bit_t static_disable_rxenale_qdr_ch1[1];
	pseudo_bit_t static_disable_rxenale_qdr_ch2[1];
	pseudo_bit_t static_disable_rxenale_qdr_ch3[1];
	pseudo_bit_t static_disable_rxenagain_qdr_ch0[1];
	pseudo_bit_t static_disable_rxenagain_qdr_ch1[1];
	pseudo_bit_t static_disable_rxenagain_qdr_ch2[1];
	pseudo_bit_t static_disable_rxenagain_qdr_ch3[1];
	pseudo_bit_t _unused_0[24];
};
struct QIB_7322_ADAPT_DISABLE_STATIC_QDR_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ADAPT_DISABLE_STATIC_QDR_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ADAPT_DISABLE_DYNAMIC_QDR_1_offset 0x00002668UL
struct QIB_7322_ADAPT_DISABLE_DYNAMIC_QDR_1_pb {
	pseudo_bit_t dyn_disable_rxenadfe_qdr_ch0[8];
	pseudo_bit_t dyn_disable_rxenadfe_qdr_ch1[8];
	pseudo_bit_t dyn_disable_rxenadfe_qdr_ch2[8];
	pseudo_bit_t dyn_disable_rxenadfe_qdr_ch3[8];
	pseudo_bit_t dyn_disable_rxenale_qdr_ch0[1];
	pseudo_bit_t dyn_disable_rxenale_qdr_ch1[1];
	pseudo_bit_t dyn_disable_rxenale_qdr_ch2[1];
	pseudo_bit_t dyn_disable_rxenale_qdr_ch3[1];
	pseudo_bit_t dyn_disable_rxenagain_qdr_ch0[1];
	pseudo_bit_t dyn_disable_rxenagain_qdr_ch1[1];
	pseudo_bit_t dyn_disable_rxenagain_qdr_ch2[1];
	pseudo_bit_t dyn_disable_rxenagain_qdr_ch3[1];
	pseudo_bit_t _unused_0[24];
};
struct QIB_7322_ADAPT_DISABLE_DYNAMIC_QDR_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_ADAPT_DISABLE_DYNAMIC_QDR_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_ADAPT_DISABLE_TIMER_THRESHOLD_1_offset 0x00002670UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrUnCorErrLogA_1_offset 0x00002800UL
struct QIB_7322_RxBufrUnCorErrLogA_1_pb {
	pseudo_bit_t RxBufrUnCorErrData_63_0[64];
};
struct QIB_7322_RxBufrUnCorErrLogA_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrUnCorErrLogA_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrUnCorErrLogB_1_offset 0x00002808UL
struct QIB_7322_RxBufrUnCorErrLogB_1_pb {
	pseudo_bit_t RxBufrUnCorErrData_127_64[64];
};
struct QIB_7322_RxBufrUnCorErrLogB_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrUnCorErrLogB_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrUnCorErrLogC_1_offset 0x00002810UL
struct QIB_7322_RxBufrUnCorErrLogC_1_pb {
	pseudo_bit_t RxBufrUnCorErrData_191_128[64];
};
struct QIB_7322_RxBufrUnCorErrLogC_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrUnCorErrLogC_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrUnCorErrLogD_1_offset 0x00002818UL
struct QIB_7322_RxBufrUnCorErrLogD_1_pb {
	pseudo_bit_t RxBufrUnCorErrData_255_192[64];
};
struct QIB_7322_RxBufrUnCorErrLogD_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrUnCorErrLogD_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrUnCorErrLogE_1_offset 0x00002820UL
struct QIB_7322_RxBufrUnCorErrLogE_1_pb {
	pseudo_bit_t RxBufrUnCorErrData_258_256[3];
	pseudo_bit_t RxBufrUnCorErrCheckBit_36_0[37];
	pseudo_bit_t RxBufrUnCorErrAddr_15_0[16];
	pseudo_bit_t _unused_0[8];
};
struct QIB_7322_RxBufrUnCorErrLogE_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrUnCorErrLogE_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxFlagUnCorErrLogA_1_offset 0x00002828UL
struct QIB_7322_RxFlagUnCorErrLogA_1_pb {
	pseudo_bit_t RxFlagUnCorErrData_63_0[64];
};
struct QIB_7322_RxFlagUnCorErrLogA_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxFlagUnCorErrLogA_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxFlagUnCorErrLogB_1_offset 0x00002830UL
struct QIB_7322_RxFlagUnCorErrLogB_1_pb {
	pseudo_bit_t RxFlagUnCorErrCheckBit_7_0[8];
	pseudo_bit_t RxFlagUnCorErrAddr_12_0[13];
	pseudo_bit_t _unused_0[43];
};
struct QIB_7322_RxFlagUnCorErrLogB_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxFlagUnCorErrLogB_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxLkupiqUnCorErrLogA_1_offset 0x00002840UL
struct QIB_7322_RxLkupiqUnCorErrLogA_1_pb {
	pseudo_bit_t RxLkupiqUnCorErrData_45_0[46];
	pseudo_bit_t RxLkupiqUnCorErrCheckBit_7_0[8];
	pseudo_bit_t _unused_0[10];
};
struct QIB_7322_RxLkupiqUnCorErrLogA_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxLkupiqUnCorErrLogA_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxLkupiqUnCorErrLogB_1_offset 0x00002848UL
struct QIB_7322_RxLkupiqUnCorErrLogB_1_pb {
	pseudo_bit_t RxLkupiqUnCorErrAddr_12_0[13];
	pseudo_bit_t _unused_0[51];
};
struct QIB_7322_RxLkupiqUnCorErrLogB_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxLkupiqUnCorErrLogB_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxHdrFifoUnCorErrLogA_1_offset 0x00002850UL
struct QIB_7322_RxHdrFifoUnCorErrLogA_1_pb {
	pseudo_bit_t RxHdrFifoUnCorErrData_63_0[64];
};
struct QIB_7322_RxHdrFifoUnCorErrLogA_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxHdrFifoUnCorErrLogA_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxHdrFifoUnCorErrLogB_1_offset 0x00002858UL
struct QIB_7322_RxHdrFifoUnCorErrLogB_1_pb {
	pseudo_bit_t RxHdrFifoUnCorErrData_127_64[64];
};
struct QIB_7322_RxHdrFifoUnCorErrLogB_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxHdrFifoUnCorErrLogB_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxHdrFifoUnCorErrLogC_1_offset 0x00002860UL
struct QIB_7322_RxHdrFifoUnCorErrLogC_1_pb {
	pseudo_bit_t RxHdrFifoUnCorErrCheckBit_15_0[16];
	pseudo_bit_t RxHdrFifoUnCorErrAddr_10_0[11];
	pseudo_bit_t _unused_0[37];
};
struct QIB_7322_RxHdrFifoUnCorErrLogC_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxHdrFifoUnCorErrLogC_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDataFifoUnCorErrLogA_1_offset 0x00002868UL
struct QIB_7322_RxDataFifoUnCorErrLogA_1_pb {
	pseudo_bit_t RxDataFifoUnCorErrData_63_0[64];
};
struct QIB_7322_RxDataFifoUnCorErrLogA_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxDataFifoUnCorErrLogA_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDataFifoUnCorErrLogB_1_offset 0x00002870UL
struct QIB_7322_RxDataFifoUnCorErrLogB_1_pb {
	pseudo_bit_t RxDataFifoUnCorErrData_127_64[64];
};
struct QIB_7322_RxDataFifoUnCorErrLogB_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxDataFifoUnCorErrLogB_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDataFifoUnCorErrLogC_1_offset 0x00002878UL
struct QIB_7322_RxDataFifoUnCorErrLogC_1_pb {
	pseudo_bit_t RxDataFifoUnCorErrCheckBit_15_0[16];
	pseudo_bit_t RxDataFifoUnCorErrAddr_10_0[11];
	pseudo_bit_t _unused_0[37];
};
struct QIB_7322_RxDataFifoUnCorErrLogC_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxDataFifoUnCorErrLogC_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_LaFifoArray0UnCorErrLog_1_offset 0x00002880UL
struct QIB_7322_LaFifoArray0UnCorErrLog_1_pb {
	pseudo_bit_t LaFifoArray0UnCorErrData_34_0[35];
	pseudo_bit_t LaFifoArray0UnCorErrCheckBit_10_0[11];
	pseudo_bit_t LaFifoArray0UnCorErrAddr_10_0[11];
	pseudo_bit_t _unused_0[7];
};
struct QIB_7322_LaFifoArray0UnCorErrLog_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_LaFifoArray0UnCorErrLog_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RmFifoArrayUnCorErrLogA_1_offset 0x000028c0UL
struct QIB_7322_RmFifoArrayUnCorErrLogA_1_pb {
	pseudo_bit_t RmFifoArrayUnCorErrData_63_0[64];
};
struct QIB_7322_RmFifoArrayUnCorErrLogA_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RmFifoArrayUnCorErrLogA_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RmFifoArrayUnCorErrLogB_1_offset 0x000028c8UL
struct QIB_7322_RmFifoArrayUnCorErrLogB_1_pb {
	pseudo_bit_t RmFifoArrayUnCorErrData_127_64[64];
};
struct QIB_7322_RmFifoArrayUnCorErrLogB_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RmFifoArrayUnCorErrLogB_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RmFifoArrayUnCorErrLogC_1_offset 0x000028d0UL
struct QIB_7322_RmFifoArrayUnCorErrLogC_1_pb {
	pseudo_bit_t RmFifoArrayUnCorErrCheckBit_27_0[28];
	pseudo_bit_t RmFifoArrayUnCorErrAddr_13_0[14];
	pseudo_bit_t _unused_0[18];
	pseudo_bit_t RmFifoArrayUnCorErrDword_3_0[4];
};
struct QIB_7322_RmFifoArrayUnCorErrLogC_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RmFifoArrayUnCorErrLogC_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrCorErrLogA_1_offset 0x00002900UL
struct QIB_7322_RxBufrCorErrLogA_1_pb {
	pseudo_bit_t RxBufrCorErrData_63_0[64];
};
struct QIB_7322_RxBufrCorErrLogA_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrCorErrLogA_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrCorErrLogB_1_offset 0x00002908UL
struct QIB_7322_RxBufrCorErrLogB_1_pb {
	pseudo_bit_t RxBufrCorErrData_127_64[64];
};
struct QIB_7322_RxBufrCorErrLogB_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrCorErrLogB_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrCorErrLogC_1_offset 0x00002910UL
struct QIB_7322_RxBufrCorErrLogC_1_pb {
	pseudo_bit_t RxBufrCorErrData_191_128[64];
};
struct QIB_7322_RxBufrCorErrLogC_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrCorErrLogC_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrCorErrLogD_1_offset 0x00002918UL
struct QIB_7322_RxBufrCorErrLogD_1_pb {
	pseudo_bit_t RxBufrCorErrData_255_192[64];
};
struct QIB_7322_RxBufrCorErrLogD_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrCorErrLogD_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufrCorErrLogE_1_offset 0x00002920UL
struct QIB_7322_RxBufrCorErrLogE_1_pb {
	pseudo_bit_t RxBufrCorErrData_258_256[3];
	pseudo_bit_t RxBufrCorErrCheckBit_36_0[37];
	pseudo_bit_t RxBufrCorErrAddr_15_0[16];
	pseudo_bit_t _unused_0[8];
};
struct QIB_7322_RxBufrCorErrLogE_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxBufrCorErrLogE_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxFlagCorErrLogA_1_offset 0x00002928UL
struct QIB_7322_RxFlagCorErrLogA_1_pb {
	pseudo_bit_t RxFlagCorErrData_63_0[64];
};
struct QIB_7322_RxFlagCorErrLogA_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxFlagCorErrLogA_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxFlagCorErrLogB_1_offset 0x00002930UL
struct QIB_7322_RxFlagCorErrLogB_1_pb {
	pseudo_bit_t RxFlagCorErrCheckBit_7_0[8];
	pseudo_bit_t RxFlagCorErrAddr_12_0[13];
	pseudo_bit_t _unused_0[43];
};
struct QIB_7322_RxFlagCorErrLogB_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxFlagCorErrLogB_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxLkupiqCorErrLogA_1_offset 0x00002940UL
struct QIB_7322_RxLkupiqCorErrLogA_1_pb {
	pseudo_bit_t RxLkupiqCorErrData_45_0[46];
	pseudo_bit_t RxLkupiqCorErrCheckBit_7_0[8];
	pseudo_bit_t _unused_0[10];
};
struct QIB_7322_RxLkupiqCorErrLogA_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxLkupiqCorErrLogA_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxLkupiqCorErrLogB_1_offset 0x00002948UL
struct QIB_7322_RxLkupiqCorErrLogB_1_pb {
	pseudo_bit_t RxLkupiqCorErrAddr_12_0[13];
	pseudo_bit_t _unused_0[51];
};
struct QIB_7322_RxLkupiqCorErrLogB_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxLkupiqCorErrLogB_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxHdrFifoCorErrLogA_1_offset 0x00002950UL
struct QIB_7322_RxHdrFifoCorErrLogA_1_pb {
	pseudo_bit_t RxHdrFifoCorErrData_63_0[64];
};
struct QIB_7322_RxHdrFifoCorErrLogA_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxHdrFifoCorErrLogA_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxHdrFifoCorErrLogB_1_offset 0x00002958UL
struct QIB_7322_RxHdrFifoCorErrLogB_1_pb {
	pseudo_bit_t RxHdrFifoCorErrData_127_64[64];
};
struct QIB_7322_RxHdrFifoCorErrLogB_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxHdrFifoCorErrLogB_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxHdrFifoCorErrLogC_1_offset 0x00002960UL
struct QIB_7322_RxHdrFifoCorErrLogC_1_pb {
	pseudo_bit_t RxHdrFifoCorErrCheckBit_15_0[16];
	pseudo_bit_t RxHdrFifoCorErrAddr_10_0[11];
	pseudo_bit_t _unused_0[37];
};
struct QIB_7322_RxHdrFifoCorErrLogC_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxHdrFifoCorErrLogC_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDataFifoCorErrLogA_1_offset 0x00002968UL
struct QIB_7322_RxDataFifoCorErrLogA_1_pb {
	pseudo_bit_t RxDataFifoCorErrData_63_0[64];
};
struct QIB_7322_RxDataFifoCorErrLogA_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxDataFifoCorErrLogA_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDataFifoCorErrLogB_1_offset 0x00002970UL
struct QIB_7322_RxDataFifoCorErrLogB_1_pb {
	pseudo_bit_t RxDataFifoCorErrData_127_64[64];
};
struct QIB_7322_RxDataFifoCorErrLogB_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxDataFifoCorErrLogB_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDataFifoCorErrLogC_1_offset 0x00002978UL
struct QIB_7322_RxDataFifoCorErrLogC_1_pb {
	pseudo_bit_t RxDataFifoCorErrCheckBit_15_0[16];
	pseudo_bit_t RxDataFifoCorErrAddr_10_0[11];
	pseudo_bit_t _unused_0[37];
};
struct QIB_7322_RxDataFifoCorErrLogC_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RxDataFifoCorErrLogC_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_LaFifoArray0CorErrLog_1_offset 0x00002980UL
struct QIB_7322_LaFifoArray0CorErrLog_1_pb {
	pseudo_bit_t LaFifoArray0CorErrData_34_0[35];
	pseudo_bit_t LaFifoArray0CorErrCheckBit_10_0[11];
	pseudo_bit_t LaFifoArray0CorErrAddr_10_0[11];
	pseudo_bit_t _unused_0[7];
};
struct QIB_7322_LaFifoArray0CorErrLog_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_LaFifoArray0CorErrLog_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RmFifoArrayCorErrLogA_1_offset 0x000029c0UL
struct QIB_7322_RmFifoArrayCorErrLogA_1_pb {
	pseudo_bit_t RmFifoArrayCorErrData_63_0[64];
};
struct QIB_7322_RmFifoArrayCorErrLogA_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RmFifoArrayCorErrLogA_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RmFifoArrayCorErrLogB_1_offset 0x000029c8UL
struct QIB_7322_RmFifoArrayCorErrLogB_1_pb {
	pseudo_bit_t RmFifoArrayCorErrData_127_64[64];
};
struct QIB_7322_RmFifoArrayCorErrLogB_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RmFifoArrayCorErrLogB_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RmFifoArrayCorErrLogC_1_offset 0x000029d0UL
struct QIB_7322_RmFifoArrayCorErrLogC_1_pb {
	pseudo_bit_t RmFifoArrayCorErrCheckBit_27_0[28];
	pseudo_bit_t RmFifoArrayCorErrAddr_13_0[14];
	pseudo_bit_t _unused_0[18];
	pseudo_bit_t RmFifoArrayCorErrDword_3_0[4];
};
struct QIB_7322_RmFifoArrayCorErrLogC_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RmFifoArrayCorErrLogC_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_HighPriorityLimit_1_offset 0x00002bc0UL
struct QIB_7322_HighPriorityLimit_1_pb {
	pseudo_bit_t Limit[8];
	pseudo_bit_t _unused_0[56];
};
struct QIB_7322_HighPriorityLimit_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_HighPriorityLimit_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_LowPriority0_1_offset 0x00002c00UL
struct QIB_7322_LowPriority0_1_pb {
	pseudo_bit_t Weight[8];
	pseudo_bit_t _unused_0[8];
	pseudo_bit_t VirtualLane[3];
	pseudo_bit_t _unused_1[45];
};
struct QIB_7322_LowPriority0_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_LowPriority0_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_HighPriority0_1_offset 0x00002e00UL
struct QIB_7322_HighPriority0_1_pb {
	pseudo_bit_t Weight[8];
	pseudo_bit_t _unused_0[8];
	pseudo_bit_t VirtualLane[3];
	pseudo_bit_t _unused_1[45];
};
struct QIB_7322_HighPriority0_1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_HighPriority0_1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufAvail0_offset 0x00003000UL
struct QIB_7322_SendBufAvail0_pb {
	pseudo_bit_t SendBuf_31_0[64];
};
struct QIB_7322_SendBufAvail0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_SendBufAvail0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_MsixTable_offset 0x00008000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_MsixPba_offset 0x00009000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_LAMemory_offset 0x0000a000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_LBIntCnt_offset 0x00011000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_LBFlowStallCnt_offset 0x00011008UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxTIDFullErrCnt_offset 0x000110d0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxTIDValidErrCnt_offset 0x000110d8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxP0HdrEgrOvflCnt_offset 0x000110e8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PcieRetryBufDiagQwordCnt_offset 0x000111a0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxTidFlowDropCnt_offset 0x000111e0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_LBIntCnt_0_offset 0x00012000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxCreditUpToDateTimeOut_0_offset 0x00012008UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxSDmaDescCnt_0_offset 0x00012010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxUnsupVLErrCnt_0_offset 0x00012018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxDataPktCnt_0_offset 0x00012020UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxFlowPktCnt_0_offset 0x00012028UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxDwordCnt_0_offset 0x00012030UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxLenErrCnt_0_offset 0x00012038UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxMaxMinLenErrCnt_0_offset 0x00012040UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxUnderrunCnt_0_offset 0x00012048UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxFlowStallCnt_0_offset 0x00012050UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxDroppedPktCnt_0_offset 0x00012058UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDroppedPktCnt_0_offset 0x00012060UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDataPktCnt_0_offset 0x00012068UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxFlowPktCnt_0_offset 0x00012070UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDwordCnt_0_offset 0x00012078UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxLenErrCnt_0_offset 0x00012080UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxMaxMinLenErrCnt_0_offset 0x00012088UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxICRCErrCnt_0_offset 0x00012090UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxVCRCErrCnt_0_offset 0x00012098UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxFlowCtrlViolCnt_0_offset 0x000120a0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxVersionErrCnt_0_offset 0x000120a8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxLinkMalformCnt_0_offset 0x000120b0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxEBPCnt_0_offset 0x000120b8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxLPCRCErrCnt_0_offset 0x000120c0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufOvflCnt_0_offset 0x000120c8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxLenTruncateCnt_0_offset 0x000120d0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxPKeyMismatchCnt_0_offset 0x000120e0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBLinkDownedCnt_0_offset 0x00012180UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBSymbolErrCnt_0_offset 0x00012188UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBStatusChangeCnt_0_offset 0x00012190UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBLinkErrRecoveryCnt_0_offset 0x00012198UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_ExcessBufferOvflCnt_0_offset 0x000121a8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_LocalLinkIntegrityErrCnt_0_offset 0x000121b0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxVlErrCnt_0_offset 0x000121b8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDlidFltrCnt_0_offset 0x000121c0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxVL15DroppedPktCnt_0_offset 0x000121c8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxOtherLocalPhyErrCnt_0_offset 0x000121d0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxQPInvalidContextCnt_0_offset 0x000121d8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxHeadersErrCnt_0_offset 0x000121f8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PSRcvDataCount_0_offset 0x00012218UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PSRcvPktsCount_0_offset 0x00012220UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PSXmitDataCount_0_offset 0x00012228UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PSXmitPktsCount_0_offset 0x00012230UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PSXmitWaitCount_0_offset 0x00012238UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_LBIntCnt_1_offset 0x00013000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxCreditUpToDateTimeOut_1_offset 0x00013008UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxSDmaDescCnt_1_offset 0x00013010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxUnsupVLErrCnt_1_offset 0x00013018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxDataPktCnt_1_offset 0x00013020UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxFlowPktCnt_1_offset 0x00013028UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxDwordCnt_1_offset 0x00013030UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxLenErrCnt_1_offset 0x00013038UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxMaxMinLenErrCnt_1_offset 0x00013040UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxUnderrunCnt_1_offset 0x00013048UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxFlowStallCnt_1_offset 0x00013050UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxDroppedPktCnt_1_offset 0x00013058UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDroppedPktCnt_1_offset 0x00013060UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDataPktCnt_1_offset 0x00013068UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxFlowPktCnt_1_offset 0x00013070UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDwordCnt_1_offset 0x00013078UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxLenErrCnt_1_offset 0x00013080UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxMaxMinLenErrCnt_1_offset 0x00013088UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxICRCErrCnt_1_offset 0x00013090UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxVCRCErrCnt_1_offset 0x00013098UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxFlowCtrlViolCnt_1_offset 0x000130a0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxVersionErrCnt_1_offset 0x000130a8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxLinkMalformCnt_1_offset 0x000130b0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxEBPCnt_1_offset 0x000130b8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxLPCRCErrCnt_1_offset 0x000130c0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxBufOvflCnt_1_offset 0x000130c8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxLenTruncateCnt_1_offset 0x000130d0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxPKeyMismatchCnt_1_offset 0x000130e0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBLinkDownedCnt_1_offset 0x00013180UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBSymbolErrCnt_1_offset 0x00013188UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBStatusChangeCnt_1_offset 0x00013190UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBLinkErrRecoveryCnt_1_offset 0x00013198UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_ExcessBufferOvflCnt_1_offset 0x000131a8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_LocalLinkIntegrityErrCnt_1_offset 0x000131b0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxVlErrCnt_1_offset 0x000131b8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxDlidFltrCnt_1_offset 0x000131c0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxVL15DroppedPktCnt_1_offset 0x000131c8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxOtherLocalPhyErrCnt_1_offset 0x000131d0UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RxQPInvalidContextCnt_1_offset 0x000131d8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_TxHeadersErrCnt_1_offset 0x000131f8UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PSRcvDataCount_1_offset 0x00013218UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PSRcvPktsCount_1_offset 0x00013220UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PSXmitDataCount_1_offset 0x00013228UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PSXmitPktsCount_1_offset 0x00013230UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PSXmitWaitCount_1_offset 0x00013238UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrArray_offset 0x00014000UL
struct QIB_7322_RcvEgrArray_pb {
	pseudo_bit_t RT_Addr[37];
	pseudo_bit_t RT_BufSize[3];
	pseudo_bit_t _unused_0[24];
};
struct QIB_7322_RcvEgrArray {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvEgrArray_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDArray0_offset 0x00050000UL
struct QIB_7322_RcvTIDArray0_pb {
	pseudo_bit_t RT_Addr[37];
	pseudo_bit_t RT_BufSize[3];
	pseudo_bit_t _unused_0[24];
};
struct QIB_7322_RcvTIDArray0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDArray0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendPbcCache_offset 0x00070000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_LaunchFIFO_v0p0_offset 0x00072000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_LaunchElement_v15p0_offset 0x00076000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PreLaunchFIFO_0_offset 0x00076100UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_ScoreBoard_0_offset 0x00076200UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_DescriptorFIFO_0_offset 0x00076300UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_LaunchFIFO_v0p1_offset 0x00078000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_LaunchElement_v15p1_offset 0x0007c000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PreLaunchFIFO_1_offset 0x0007c100UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_ScoreBoard_1_offset 0x0007c200UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_DescriptorFIFO_1_offset 0x0007c300UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvBufA_0_offset 0x00080000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvBufB_0_offset 0x00088000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvFlags_0_offset 0x0008a000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvLookupiqBuf_0_offset 0x0008c000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvDMADatBuf_0_offset 0x0008e000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvDMAHdrBuf_0_offset 0x0008e800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvBufA_1_offset 0x00090000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvBufB_1_offset 0x00098000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvFlags_1_offset 0x0009a000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvLookupiqBuf_1_offset 0x0009c000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvDMADatBuf_1_offset 0x0009e000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvDMAHdrBuf_1_offset 0x0009e800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PCIERcvBuf_offset 0x000a0000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PCIERetryBuf_offset 0x000a4000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PCIERcvBufRdToWrAddr_offset 0x000a8000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PCIERcvHdrRdToWrAddr_offset 0x000b0000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PCIECplBuf_offset 0x000b8000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PCIECplHdr_offset 0x000bc000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_PCIERcvHdr_offset 0x000bc200UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_IBSD_DDS_MAP_TABLE_0_offset 0x000d0000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_0_offset 0x00100000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_0_offset 0x00100800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_1_offset 0x00101000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_1_offset 0x00101800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_2_offset 0x00102000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_2_offset 0x00102800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_3_offset 0x00103000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_3_offset 0x00103800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_4_offset 0x00104000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_4_offset 0x00104800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_5_offset 0x00105000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_5_offset 0x00105800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_6_offset 0x00106000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_6_offset 0x00106800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_7_offset 0x00107000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_7_offset 0x00107800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_8_offset 0x00108000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_8_offset 0x00108800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_9_offset 0x00109000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_9_offset 0x00109800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_10_offset 0x0010a000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_10_offset 0x0010a800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_11_offset 0x0010b000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_11_offset 0x0010b800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_12_offset 0x0010c000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_12_offset 0x0010c800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_13_offset 0x0010d000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_13_offset 0x0010d800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_14_offset 0x0010e000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_14_offset 0x0010e800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_15_offset 0x0010f000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_15_offset 0x0010f800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_16_offset 0x00110000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_16_offset 0x00110800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_17_offset 0x00111000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_17_offset 0x00111800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_18_offset 0x00112000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_18_offset 0x00112800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_19_offset 0x00113000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_19_offset 0x00113800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_20_offset 0x00114000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_20_offset 0x00114800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_21_offset 0x00115000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_21_offset 0x00115800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_22_offset 0x00116000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_22_offset 0x00116800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_23_offset 0x00117000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_23_offset 0x00117800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_24_offset 0x00118000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_24_offset 0x00118800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_25_offset 0x00119000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_25_offset 0x00119800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_26_offset 0x0011a000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_26_offset 0x0011a800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_27_offset 0x0011b000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_27_offset 0x0011b800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_28_offset 0x0011c000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_28_offset 0x0011c800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_29_offset 0x0011d000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_29_offset 0x0011d800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_30_offset 0x0011e000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_30_offset 0x0011e800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_31_offset 0x0011f000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_31_offset 0x0011f800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_32_offset 0x00120000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_32_offset 0x00120800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_33_offset 0x00121000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_33_offset 0x00121800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_34_offset 0x00122000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_34_offset 0x00122800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_35_offset 0x00123000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_35_offset 0x00123800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_36_offset 0x00124000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_36_offset 0x00124800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_37_offset 0x00125000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_37_offset 0x00125800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_38_offset 0x00126000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_38_offset 0x00126800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_39_offset 0x00127000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_39_offset 0x00127800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_40_offset 0x00128000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_40_offset 0x00128800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_41_offset 0x00129000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_41_offset 0x00129800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_42_offset 0x0012a000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_42_offset 0x0012a800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_43_offset 0x0012b000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_43_offset 0x0012b800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_44_offset 0x0012c000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_44_offset 0x0012c800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_45_offset 0x0012d000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_45_offset 0x0012d800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_46_offset 0x0012e000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_46_offset 0x0012e800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_47_offset 0x0012f000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_47_offset 0x0012f800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_48_offset 0x00130000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_48_offset 0x00130800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_49_offset 0x00131000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_49_offset 0x00131800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_50_offset 0x00132000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_50_offset 0x00132800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_51_offset 0x00133000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_51_offset 0x00133800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_52_offset 0x00134000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_52_offset 0x00134800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_53_offset 0x00135000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_53_offset 0x00135800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_54_offset 0x00136000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_54_offset 0x00136800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_55_offset 0x00137000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_55_offset 0x00137800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_56_offset 0x00138000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_56_offset 0x00138800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_57_offset 0x00139000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_57_offset 0x00139800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_58_offset 0x0013a000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_58_offset 0x0013a800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_59_offset 0x0013b000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_59_offset 0x0013b800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_60_offset 0x0013c000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_60_offset 0x0013c800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_61_offset 0x0013d000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_61_offset 0x0013d800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_62_offset 0x0013e000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_62_offset 0x0013e800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_63_offset 0x0013f000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_63_offset 0x0013f800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_64_offset 0x00140000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_64_offset 0x00140800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_65_offset 0x00141000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_65_offset 0x00141800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_66_offset 0x00142000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_66_offset 0x00142800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_67_offset 0x00143000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_67_offset 0x00143800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_68_offset 0x00144000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_68_offset 0x00144800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_69_offset 0x00145000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_69_offset 0x00145800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_70_offset 0x00146000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_70_offset 0x00146800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_71_offset 0x00147000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_71_offset 0x00147800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_72_offset 0x00148000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_72_offset 0x00148800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_73_offset 0x00149000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_73_offset 0x00149800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_74_offset 0x0014a000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_74_offset 0x0014a800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_75_offset 0x0014b000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_75_offset 0x0014b800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_76_offset 0x0014c000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_76_offset 0x0014c800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_77_offset 0x0014d000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_77_offset 0x0014d800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_78_offset 0x0014e000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_78_offset 0x0014e800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_79_offset 0x0014f000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_79_offset 0x0014f800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_80_offset 0x00150000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_80_offset 0x00150800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_81_offset 0x00151000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_81_offset 0x00151800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_82_offset 0x00152000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_82_offset 0x00152800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_83_offset 0x00153000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_83_offset 0x00153800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_84_offset 0x00154000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_84_offset 0x00154800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_85_offset 0x00155000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_85_offset 0x00155800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_86_offset 0x00156000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_86_offset 0x00156800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_87_offset 0x00157000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_87_offset 0x00157800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_88_offset 0x00158000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_88_offset 0x00158800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_89_offset 0x00159000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_89_offset 0x00159800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_90_offset 0x0015a000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_90_offset 0x0015a800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_91_offset 0x0015b000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_91_offset 0x0015b800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_92_offset 0x0015c000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_92_offset 0x0015c800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_93_offset 0x0015d000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_93_offset 0x0015d800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_94_offset 0x0015e000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_94_offset 0x0015e800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_95_offset 0x0015f000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_95_offset 0x0015f800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_96_offset 0x00160000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_96_offset 0x00160800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_97_offset 0x00161000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_97_offset 0x00161800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_98_offset 0x00162000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_98_offset 0x00162800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_99_offset 0x00163000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_99_offset 0x00163800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_100_offset 0x00164000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_100_offset 0x00164800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_101_offset 0x00165000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_101_offset 0x00165800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_102_offset 0x00166000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_102_offset 0x00166800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_103_offset 0x00167000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_103_offset 0x00167800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_104_offset 0x00168000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_104_offset 0x00168800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_105_offset 0x00169000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_105_offset 0x00169800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_106_offset 0x0016a000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_106_offset 0x0016a800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_107_offset 0x0016b000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_107_offset 0x0016b800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_108_offset 0x0016c000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_108_offset 0x0016c800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_109_offset 0x0016d000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_109_offset 0x0016d800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_110_offset 0x0016e000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_110_offset 0x0016e800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_111_offset 0x0016f000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_111_offset 0x0016f800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_112_offset 0x00170000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_112_offset 0x00170800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_113_offset 0x00171000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_113_offset 0x00171800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_114_offset 0x00172000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_114_offset 0x00172800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_115_offset 0x00173000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_115_offset 0x00173800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_116_offset 0x00174000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_116_offset 0x00174800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_117_offset 0x00175000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_117_offset 0x00175800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_118_offset 0x00176000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_118_offset 0x00176800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_119_offset 0x00177000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_119_offset 0x00177800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_120_offset 0x00178000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_120_offset 0x00178800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_121_offset 0x00179000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_121_offset 0x00179800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_122_offset 0x0017a000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_122_offset 0x0017a800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_123_offset 0x0017b000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_123_offset 0x0017b800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_124_offset 0x0017c000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_124_offset 0x0017c800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_125_offset 0x0017d000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_125_offset 0x0017d800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_126_offset 0x0017e000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_126_offset 0x0017e800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_127_offset 0x0017f000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_127_offset 0x0017f800UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_128_offset 0x00180000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_128_offset 0x00181000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_129_offset 0x00182000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_129_offset 0x00183000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_130_offset 0x00184000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_130_offset 0x00185000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_131_offset 0x00186000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_131_offset 0x00187000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_132_offset 0x00188000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_132_offset 0x00189000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_133_offset 0x0018a000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_133_offset 0x0018b000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_134_offset 0x0018c000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_134_offset 0x0018d000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_135_offset 0x0018e000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_135_offset 0x0018f000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_136_offset 0x00190000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_136_offset 0x00191000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_137_offset 0x00192000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_137_offset 0x00193000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_138_offset 0x00194000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_138_offset 0x00195000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_139_offset 0x00196000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_139_offset 0x00197000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_140_offset 0x00198000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_140_offset 0x00199000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_141_offset 0x0019a000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_141_offset 0x0019b000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_142_offset 0x0019c000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_142_offset 0x0019d000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_143_offset 0x0019e000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_143_offset 0x0019f000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_144_offset 0x001a0000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_144_offset 0x001a1000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_145_offset 0x001a2000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_145_offset 0x001a3000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_146_offset 0x001a4000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_146_offset 0x001a5000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_147_offset 0x001a6000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_147_offset 0x001a7000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_148_offset 0x001a8000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_148_offset 0x001a9000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_149_offset 0x001aa000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_149_offset 0x001ab000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_150_offset 0x001ac000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_150_offset 0x001ad000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_151_offset 0x001ae000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_151_offset 0x001af000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_152_offset 0x001b0000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_152_offset 0x001b1000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_153_offset 0x001b2000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_153_offset 0x001b3000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_154_offset 0x001b4000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_154_offset 0x001b5000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_155_offset 0x001b6000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_155_offset 0x001b7000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_156_offset 0x001b8000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_156_offset 0x001b9000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_157_offset 0x001ba000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_157_offset 0x001bb000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_158_offset 0x001bc000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_158_offset 0x001bd000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufMA_159_offset 0x001be000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufEA_159_offset 0x001bf000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_SendBufVL15_0_offset 0x001c0000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail0_offset 0x00200000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead0_offset 0x00200008UL
struct QIB_7322_RcvHdrHead0_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail0_offset 0x00200010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead0_offset 0x00200018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable0_offset 0x00201000UL
struct QIB_7322_RcvTIDFlowTable0_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable0 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable0_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail1_offset 0x00210000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead1_offset 0x00210008UL
struct QIB_7322_RcvHdrHead1_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail1_offset 0x00210010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead1_offset 0x00210018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable1_offset 0x00211000UL
struct QIB_7322_RcvTIDFlowTable1_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable1 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable1_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail2_offset 0x00220000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead2_offset 0x00220008UL
struct QIB_7322_RcvHdrHead2_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead2 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead2_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail2_offset 0x00220010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead2_offset 0x00220018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable2_offset 0x00221000UL
struct QIB_7322_RcvTIDFlowTable2_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable2 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable2_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail3_offset 0x00230000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead3_offset 0x00230008UL
struct QIB_7322_RcvHdrHead3_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead3 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead3_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail3_offset 0x00230010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead3_offset 0x00230018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable3_offset 0x00231000UL
struct QIB_7322_RcvTIDFlowTable3_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable3 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable3_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail4_offset 0x00240000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead4_offset 0x00240008UL
struct QIB_7322_RcvHdrHead4_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead4 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead4_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail4_offset 0x00240010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead4_offset 0x00240018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable4_offset 0x00241000UL
struct QIB_7322_RcvTIDFlowTable4_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable4 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable4_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail5_offset 0x00250000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead5_offset 0x00250008UL
struct QIB_7322_RcvHdrHead5_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead5 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead5_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail5_offset 0x00250010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead5_offset 0x00250018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable5_offset 0x00251000UL
struct QIB_7322_RcvTIDFlowTable5_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable5 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable5_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail6_offset 0x00260000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead6_offset 0x00260008UL
struct QIB_7322_RcvHdrHead6_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead6 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead6_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail6_offset 0x00260010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead6_offset 0x00260018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable6_offset 0x00261000UL
struct QIB_7322_RcvTIDFlowTable6_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable6 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable6_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail7_offset 0x00270000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead7_offset 0x00270008UL
struct QIB_7322_RcvHdrHead7_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead7 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead7_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail7_offset 0x00270010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead7_offset 0x00270018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable7_offset 0x00271000UL
struct QIB_7322_RcvTIDFlowTable7_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable7 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable7_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail8_offset 0x00280000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead8_offset 0x00280008UL
struct QIB_7322_RcvHdrHead8_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead8 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead8_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail8_offset 0x00280010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead8_offset 0x00280018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable8_offset 0x00281000UL
struct QIB_7322_RcvTIDFlowTable8_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable8 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable8_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail9_offset 0x00290000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead9_offset 0x00290008UL
struct QIB_7322_RcvHdrHead9_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead9 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead9_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail9_offset 0x00290010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead9_offset 0x00290018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable9_offset 0x00291000UL
struct QIB_7322_RcvTIDFlowTable9_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable9 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable9_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail10_offset 0x002a0000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead10_offset 0x002a0008UL
struct QIB_7322_RcvHdrHead10_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead10 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead10_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail10_offset 0x002a0010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead10_offset 0x002a0018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable10_offset 0x002a1000UL
struct QIB_7322_RcvTIDFlowTable10_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable10 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable10_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail11_offset 0x002b0000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead11_offset 0x002b0008UL
struct QIB_7322_RcvHdrHead11_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead11 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead11_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail11_offset 0x002b0010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead11_offset 0x002b0018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable11_offset 0x002b1000UL
struct QIB_7322_RcvTIDFlowTable11_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable11 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable11_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail12_offset 0x002c0000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead12_offset 0x002c0008UL
struct QIB_7322_RcvHdrHead12_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead12 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead12_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail12_offset 0x002c0010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead12_offset 0x002c0018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable12_offset 0x002c1000UL
struct QIB_7322_RcvTIDFlowTable12_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable12 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable12_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail13_offset 0x002d0000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead13_offset 0x002d0008UL
struct QIB_7322_RcvHdrHead13_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead13 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead13_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail13_offset 0x002d0010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead13_offset 0x002d0018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable13_offset 0x002d1000UL
struct QIB_7322_RcvTIDFlowTable13_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable13 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable13_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail14_offset 0x002e0000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead14_offset 0x002e0008UL
struct QIB_7322_RcvHdrHead14_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead14 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead14_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail14_offset 0x002e0010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead14_offset 0x002e0018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable14_offset 0x002e1000UL
struct QIB_7322_RcvTIDFlowTable14_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable14 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable14_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail15_offset 0x002f0000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead15_offset 0x002f0008UL
struct QIB_7322_RcvHdrHead15_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead15 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead15_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail15_offset 0x002f0010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead15_offset 0x002f0018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable15_offset 0x002f1000UL
struct QIB_7322_RcvTIDFlowTable15_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable15 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable15_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail16_offset 0x00300000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead16_offset 0x00300008UL
struct QIB_7322_RcvHdrHead16_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead16 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead16_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail16_offset 0x00300010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead16_offset 0x00300018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable16_offset 0x00301000UL
struct QIB_7322_RcvTIDFlowTable16_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable16 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable16_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrTail17_offset 0x00310000UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvHdrHead17_offset 0x00310008UL
struct QIB_7322_RcvHdrHead17_pb {
	pseudo_bit_t RcvHeadPointer[32];
	pseudo_bit_t counter[16];
	pseudo_bit_t _unused_0[16];
};
struct QIB_7322_RcvHdrHead17 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvHdrHead17_pb );
};
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexTail17_offset 0x00310010UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvEgrIndexHead17_offset 0x00310018UL
/* Default value: 0x0000000000000000 */

#define QIB_7322_RcvTIDFlowTable17_offset 0x00311000UL
struct QIB_7322_RcvTIDFlowTable17_pb {
	pseudo_bit_t SeqNum[11];
	pseudo_bit_t GenVal[8];
	pseudo_bit_t FlowValid[1];
	pseudo_bit_t HdrSuppEnabled[1];
	pseudo_bit_t KeepAfterSeqErr[1];
	pseudo_bit_t KeepOnGenErr[1];
	pseudo_bit_t _unused_0[4];
	pseudo_bit_t SeqMismatch[1];
	pseudo_bit_t GenMismatch[1];
	pseudo_bit_t _unused_1[35];
};
struct QIB_7322_RcvTIDFlowTable17 {
	PSEUDO_BIT_STRUCT ( struct QIB_7322_RcvTIDFlowTable17_pb );
};
/* Default value: 0x0000000000000000 */