summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_drv.h
diff options
context:
space:
mode:
authorAnder Conselvan de Oliveira2017-02-22 07:34:26 +0100
committerAnder Conselvan de Oliveira2017-02-27 08:07:41 +0100
commit5432fcaff3cee045ddbd94f29802ee3ac4f50283 (patch)
tree1612800e83145be0e9dfde1b7655a89045b9cc91 /drivers/gpu/drm/i915/intel_drv.h
parentdrm/i915: Advance start address on crossing PML (48b ppgtt) boundary (diff)
downloadkernel-qcow2-linux-5432fcaff3cee045ddbd94f29802ee3ac4f50283.tar.gz
kernel-qcow2-linux-5432fcaff3cee045ddbd94f29802ee3ac4f50283.tar.xz
kernel-qcow2-linux-5432fcaff3cee045ddbd94f29802ee3ac4f50283.zip
drm/i915: Store aux power domain in intel_dp
The aux power domain only makes sense in the DP code. Storing it in struct intel_dp avoids some indirection. v2: Rebase Signed-off-by: Ander Conselvan de Oliveira <ander.conselvan.de.oliveira@intel.com> Reviewed-by: Imre Deak <imre.deak@intel.com> Link: http://patchwork.freedesktop.org/patch/msgid/20170222063431.10060-2-ander.conselvan.de.oliveira@intel.com
Diffstat (limited to 'drivers/gpu/drm/i915/intel_drv.h')
-rw-r--r--drivers/gpu/drm/i915/intel_drv.h3
1 files changed, 1 insertions, 2 deletions
diff --git a/drivers/gpu/drm/i915/intel_drv.h b/drivers/gpu/drm/i915/intel_drv.h
index c3c8ed726717..f2c717a42f30 100644
--- a/drivers/gpu/drm/i915/intel_drv.h
+++ b/drivers/gpu/drm/i915/intel_drv.h
@@ -951,6 +951,7 @@ struct intel_dp {
/* sink or branch descriptor */
struct intel_dp_desc desc;
struct drm_dp_aux aux;
+ enum intel_display_power_domain aux_power_domain;
uint8_t train_set[4];
int panel_power_up_delay;
int panel_power_down_delay;
@@ -1421,8 +1422,6 @@ void hsw_enable_ips(struct intel_crtc *crtc);
void hsw_disable_ips(struct intel_crtc *crtc);
enum intel_display_power_domain
intel_display_port_power_domain(struct intel_encoder *intel_encoder);
-enum intel_display_power_domain
-intel_display_port_aux_power_domain(struct intel_encoder *intel_encoder);
void intel_mode_from_pipe_config(struct drm_display_mode *mode,
struct intel_crtc_state *pipe_config);