summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds2016-03-16142-2939/+6757
|\
| * Merge tag 'kvm-s390-next-4.6-2' of git://git.kernel.org/pub/scm/linux/kernel/...Paolo Bonzini2016-03-106-71/+209
| |\
| | * KVM: s390: allocate only one DMA page per VMDavid Hildenbrand2016-03-084-48/+41Star
| | * KVM: s390: enable STFLE interpretation only if enabled for the guestDavid Hildenbrand2016-03-081-1/+2
| | * KVM: s390: wake up when the VCPU cpu timer expiresDavid Hildenbrand2016-03-081-13/+35
| | * KVM: s390: step the VCPU timer while in enabled waitDavid Hildenbrand2016-03-082-2/+7
| | * KVM: s390: protect VCPU cpu timer with a seqcountDavid Hildenbrand2016-03-082-8/+30
| | * KVM: s390: step VCPU cpu timer during kvm_run ioctlDavid Hildenbrand2016-03-082-2/+76
| | * KVM: s390: abstract access to the VCPU cpu timerDavid Hildenbrand2016-03-083-10/+28
| | * KVM: s390: store cpu id in vcpu->cpu when scheduled inDavid Hildenbrand2016-03-081-0/+2
| | * KVM: s390: Add diag "watchdog functions" to trace event decodingAlexander Yarygin2016-03-081-0/+1
| * | KVM: x86: remove eager_fpu field of struct kvm_vcpu_archPaolo Bonzini2016-03-093-4/+2Star
| * | KVM: x86: disable MPX if host did not enable MPX XSAVE featuresPaolo Bonzini2016-03-093-18/+17Star
| * | Merge tag 'kvm-arm-for-4.6' of git://git.kernel.org/pub/scm/linux/kernel/git/...Paolo Bonzini2016-03-09863-7886/+14117
| |\ \
| | * | arm64: KVM: vgic-v3: Only wipe LRs on vcpu exitMarc Zyngier2016-03-091-5/+4Star
| | * | arm64: KVM: vgic-v3: Reset LRs at boot timeMarc Zyngier2016-03-093-0/+17
| | * | arm64: KVM: vgic-v3: Do not save an LR known to be emptyMarc Zyngier2016-03-091-2/+9
| | * | arm64: KVM: vgic-v3: Save maintenance interrupt state only if requiredMarc Zyngier2016-03-091-2/+31
| | * | arm64: KVM: vgic-v3: Avoid accessing ICH registersMarc Zyngier2016-03-093-121/+182
| | * | KVM: arm/arm64: vgic-v2: Make GICD_SGIR quicker to hitMarc Zyngier2016-03-091-5/+5
| | * | KVM: arm/arm64: vgic-v2: Only wipe LRs on vcpu exitMarc Zyngier2016-03-091-5/+5
| | * | KVM: arm/arm64: vgic-v2: Reset LRs at boot timeMarc Zyngier2016-03-091-0/+12
| | * | KVM: arm/arm64: vgic-v2: Do not save an LR known to be emptyMarc Zyngier2016-03-091-6/+20
| | * | KVM: arm/arm64: vgic-v2: Move GICH_ELRSR saving to its own functionMarc Zyngier2016-03-091-15/+21
| | * | KVM: arm/arm64: vgic-v2: Save maintenance interrupt state only if requiredMarc Zyngier2016-03-091-7/+47
| | * | KVM: arm/arm64: vgic-v2: Avoid accessing GICH registersMarc Zyngier2016-03-092-22/+52
| | * | KVM: arm/arm64: timer: Add active state cachingMarc Zyngier2016-02-293-0/+37
| | * | ARM: KVM: Switch the CP reg search to be a binary searchMarc Zyngier2016-02-291-18/+23
| | * | ARM: KVM: Rename struct coproc_reg::is_64 to is_64bitMarc Zyngier2016-02-292-6/+6
| | * | ARM: KVM: Enforce sorting of all CP tablesMarc Zyngier2016-02-291-8/+17
| | * | ARM: KVM: Properly sort the invariant tableMarc Zyngier2016-02-291-3/+3
| | * | arm64: KVM: Switch the sys_reg search to be a binary searchMarc Zyngier2016-02-291-18/+22
| | * | arm64: KVM: Add a new vcpu device control group for PMUv3Shannon Zhao2016-02-298-0/+240
| | * | arm64: KVM: Introduce per-vcpu kvm device controlsShannon Zhao2016-02-295-4/+71
| | * | arm64: KVM: Add a new feature bit for PMUv3Shannon Zhao2016-02-297-1/+20
| | * | arm64: KVM: Free perf event of PMU when destroying vcpuShannon Zhao2016-02-293-0/+24
| | * | arm64: KVM: Reset PMU state when resetting vcpuShannon Zhao2016-02-293-0/+22
| | * | arm64: KVM: Add PMU overflow interrupt routingShannon Zhao2016-02-293-3/+79
| | * | arm64: KVM: Add access handler for PMUSERENR registerShannon Zhao2016-02-295-5/+110
| | * | arm64: KVM: Add helper to handle PMCR register bitsShannon Zhao2016-02-294-1/+40
| | * | arm64: KVM: Add access handler for PMSWINC registerShannon Zhao2016-02-295-1/+58
| | * | arm64: KVM: Add access handler for PMOVSSET and PMOVSCLR registerShannon Zhao2016-02-294-3/+60
| | * | arm64: KVM: Add access handler for PMINTENSET and PMINTENCLR registerShannon Zhao2016-02-292-4/+29
| | * | arm64: KVM: Add access handler for event type registerShannon Zhao2016-02-292-2/+127
| | * | arm64: KVM: PMU: Add perf event map and introduce perf event creating functionShannon Zhao2016-02-292-0/+78
| | * | arm64: KVM: Add access handler for PMCNTENSET and PMCNTENCLR registerShannon Zhao2016-02-294-4/+107
| | * | arm64: KVM: Add access handler for event counter registerShannon Zhao2016-02-295-4/+213
| | * | arm64: KVM: Add access handler for PMCEID0 and PMCEID1 registerShannon Zhao2016-02-291-4/+24
| | * | arm64: KVM: Add access handler for PMSELR registerShannon Zhao2016-02-292-2/+19
| | * | arm64: KVM: Add access handler for PMCR registerShannon Zhao2016-02-293-2/+47