summaryrefslogtreecommitdiffstats
path: root/arch/riscv/kernel
Commit message (Expand)AuthorAgeFilesLines
...
| * RISC-V: Filter ISA and MMU values in cpuinfoPalmer Dabbelt2018-10-231-7/+61
| * RISC-V: Don't set cacheinfo.{physical_line_partition,attributes}Palmer Dabbelt2018-10-231-7/+0Star
| * RISC-V: No need to pass scause as arg to do_IRQ()Anup Patel2018-10-232-3/+2Star
* | RISC-V: Fix some RV32 bugs and build failuresPalmer Dabbelt2018-10-231-0/+3
|\ \
| * | RISC-V: Use swiotlb on RV64 onlyZong Li2018-10-231-0/+3
| |/
* | riscv: Add support to no-FPU systemsPalmer Dabbelt2018-10-236-115/+168
|\ \
| * | Auto-detect whether a FPU existsAlan Kao2018-10-233-3/+15
| * | Allow to disable FPU supportAlan Kao2018-10-233-2/+9
| * | Refactor FPU code in signal setup/return proceduresAlan Kao2018-10-231-27/+41
| * | Extract FPU context operations from entry.SAlan Kao2018-10-233-87/+107
| |/
* | RISC-V: remove the unused return_to_handler exportChristoph Hellwig2018-10-231-1/+0Star
* | RISC-V: Add FP register ptrace support for gdb.Jim Wilson2018-10-231-0/+52
* | RISC-V: Mask out the F extension on systems without DPalmer Dabbelt2018-10-231-0/+7
* | RISC-V: Don't set cacheinfo.{physical_line_partition,attributes}Palmer Dabbelt2018-10-231-7/+0Star
|/
* RISCV: Fix end PFN for low memoryAtish Patra2018-10-021-1/+1
* riscv: Do not overwrite initrd_start and initrd_endGuenter Roeck2018-09-051-7/+0Star
* RISC-V: Use a less ugly workaround for unused variable warningsPalmer Dabbelt2018-08-281-14/+1Star
* RISC-V: Define sys_riscv_flush_icache when SMP=nPalmer Dabbelt2018-08-201-2/+10
* RISC-V: Fix !CONFIG_SMP compilation errorAtish Patra2018-08-131-1/+0Star
* RISC-V: Add the directive for alignment of stvec's valueZong Li2018-08-131-0/+2
* clocksource: new RISC-V SBI timer driverPalmer Dabbelt2018-08-133-9/+4Star
* RISC-V: implement low-level interrupt handlingChristoph Hellwig2018-08-132-11/+45
* RISC-V: simplify software interrupt / IPI codeChristoph Hellwig2018-08-131-4/+2Star
* RISC-V: remove timer leftoversChristoph Hellwig2018-08-131-21/+0Star
* RISC-V: Add early printk support via the SBI consolePalmer Dabbelt2018-08-131-0/+27
* RISC-V: Don't increment sepc after breakpoint.Jim Wilson2018-08-131-1/+0Star
* RISC-V: Use KBUILD_CFLAGS instead of KCFLAGS when building the vDSOPalmer Dabbelt2018-08-131-2/+2
* RISC-V: Fix the rv32i kernel buildPalmer Dabbelt2018-07-041-11/+11
|\
| * RISC-V: Change variable type for 32-bit compatibleZong Li2018-07-041-11/+11
* | RISC-V: Fix PTRACE_SETREGSET bug.Jim Wilson2018-07-041-1/+1
* | RISC-V: Don't include irq-riscv-intc.hPalmer Dabbelt2018-07-041-4/+0Star
* | riscv: remove unnecessary of_platform_populate callRob Herring2018-07-041-5/+0Star
* | RISC-V: fix R_RISCV_ADD32/R_RISCV_SUB32 relocationsAndreas Schwab2018-07-041-2/+2
|/
* Merge tag 'riscv-for-linus-4.18-merge_window' of git://git.kernel.org/pub/scm...Linus Torvalds2018-06-156-3/+503
|\
| * RISC-V: Make our port sparse-cleanPalmer Dabbelt2018-06-112-2/+3
| |\
| | * riscv: split the declaration of __copy_userLuc Van Oostenryck2018-06-091-1/+2
| | * riscv: no __user for probe_kernel_address()Luc Van Oostenryck2018-06-071-1/+1
| * | RISC-V: Handle R_RISCV_32 in modulesAndreas Schwab2018-06-111-0/+12
| * | riscv/ftrace: Export _mcount when DYNAMIC_FTRACE isn't setAlan Kao2018-06-111-1/+1
| * | perf: riscv: preliminary RISC-V supportAlan Kao2018-06-042-0/+487
| |/
* | Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds2018-06-081-1/+0Star
|\ \
| * | drivers: base: cacheinfo: setup DT cache properties earlyJeremy Linton2018-05-171-1/+0Star
| |/
* | Merge branch 'siginfo-linus' of git://git.kernel.org/pub/scm/linux/kernel/git...Linus Torvalds2018-06-051-14/+2Star
|\ \
| * | signal/riscv: Replace do_trap_siginfo with force_sig_faultEric W. Biederman2018-04-251-8/+2Star
| * | signal/riscv: Use force_sig_fault where appropriateEric W. Biederman2018-04-251-8/+1Star
| * | signal: Ensure every siginfo we send has all bits initializedEric W. Biederman2018-04-251-0/+1
* | | riscv: add swiotlb supportChristoph Hellwig2018-05-191-0/+2
| |/ |/|
* | RISC-V: build vdso-dummy.o with -no-pieAurelien Jarno2018-04-241-1/+1
|/
* Merge tag 'riscv-for-linus-4.17-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2018-04-058-19/+772
|\
| * RISC-V: Fixes to module loadingPalmer Dabbelt2018-04-034-6/+338
| |\
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-06-29 23:30:20 +0200