summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
...
| | * | clk: qcom: gdsc: Add support to reset AON and block reset logicAmit Nischal2018-04-172-3/+23
| | * | clk: qcom: Add support for controlling Fabia PLLAmit Nischal2018-03-202-8/+311
| | * | clk: qcom: Clear hardware clock control bit of RCGAmit Nischal2018-03-191-2/+3
| | | |
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| *-----. \ \ Merge branches 'clk-match-string', 'clk-ingenic', 'clk-si544-round-fix' and '...Stephen Boyd2018-06-047-70/+148
| |\ \ \ \ \ \
| | | | | * | | clk: bcm: Update and add Stingray clock entriesPramod Kumar2018-06-021-15/+120
| | | | | | |/ | | | | | |/|
| | | | * / | clk-si544: Properly round requested frequency to nearest matchMike Looijmans2018-06-021-0/+1
| | | | |/ /
| | | * | | clk: ingenic: jz4770: Add 150us delay after enabling VPU clockPaul Cercueil2018-06-021-1/+1
| | | * | | clk: ingenic: jz4770: Enable power of AHB1 bus after ungating VPU clockPaul Cercueil2018-06-021-2/+2
| | | * | | clk: ingenic: jz4770: Modify C1CLK clock to disable CPU clock stop on idlePaul Cercueil2018-06-021-1/+2
| | | * | | clk: ingenic: jz4770: Change OTG from custom to standard gated clockPaul Cercueil2018-06-021-37/+5Star
| | | * | | clk: ingenic: Support specifying "wait for clock stable" delayPaul Cercueil2018-06-022-0/+5
| | | * | | clk: ingenic: Add support for clocks whose gate bit is invertedPaul Cercueil2018-06-022-2/+5
| | | |/ /
| | * | | clk: use match_string() helperYisheng Xie2018-06-021-6/+2Star
| | * | | clk: bcm2835: use match_string() helperYisheng Xie2018-06-021-7/+6Star
| | |/ /
| | | |
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| *-------. \ \ Merge branches 'clk-imx7d', 'clk-hisi-stub', 'clk-mvebu', 'clk-imx6-epit' and...Stephen Boyd2018-06-048-178/+71Star
| |\ \ \ \ \ \ \
| | | | | | * | | clk: Return void from debug_init opStephen Boyd2018-06-022-19/+14Star
| | | | | | * | | clk: remove clk_debugfs_add_file()Greg Kroah-Hartman2018-06-021-13/+0Star
| | | | | | * | | clk: tegra: no need to check return value of debugfs_create functionsGreg Kroah-Hartman2018-06-021-31/+11Star
| | | | | | * | | clk: davinci: no need to check return value of debugfs_create functionsGreg Kroah-Hartman2018-06-021-6/+1Star
| | | | | | * | | clk: bcm2835: no need to check return value of debugfs_create functionsGreg Kroah-Hartman2018-06-021-4/+2Star
| | | | | | * | | clk: no need to check return value of debugfs_create functionsGreg Kroah-Hartman2018-06-021-99/+30Star
| | | | | | |/ /
| | | | | * / / clk: imx6: add EPIT clock supportColin Didier2018-06-021-0/+2
| | | | | |/ /
| | | | * / / clk: mvebu: use correct bit for 98DX3236 NANDChris Packham2018-06-011-1/+1
| | | | |/ /
| | | * / / clk/driver/hisi: Consolidate the Kconfig for the CLOCK_STUBDaniel Lezcano2018-06-011-5/+8
| | | |/ /
| | * | | clk: imx7d: reset parent for mipi csi rootRui Miguel Silva2018-06-011-0/+2
| | * | | clk: imx7d: fix mipi dphy div parentRui Miguel Silva2018-06-011-1/+1
| | |/ /
| | | |
| | \ \
| | \ \
| | \ \
| *---. \ \ Merge branches 'clk-imx6sx', 'clk-imx7d-enet' and 'clk-aspeed-24' into clk-nextStephen Boyd2018-06-044-17/+24
| |\ \ \ \ \
| | | | * | | clk: aspeed: Add 24MHz fixed clockLei YU2018-06-011-1/+8
| | | | |/ /
| | | * | | clk: imx7d: correct enet clock CCGR registersAnson Huang2018-06-011-4/+6
| | | * | | clk: imx7d: correct enet phy ref clock gatesAnson Huang2018-06-011-2/+1Star
| | | |/ /
| | * | | clk: imx6sl: correct ocram_podf clock typeAnson Huang2018-06-011-1/+1
| | * | | clk: imx6sx: disable unnecessary clocks during clock initializationAnson Huang2018-06-011-6/+1Star
| | * | | clk: imx6sx: add missing lvds2 clock to the clock treeAnson Huang2018-05-051-3/+7
| | |/ /
| | | |
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| *-------. \ \ Merge branches 'clk-allwinner', 'clk-rockchip', 'clk-tegra', 'clk-berlin' and...Stephen Boyd2018-06-0429-269/+399
| |\ \ \ \ \ \ \
| | | | | | * | | clk: qcom: mmcc-msm8996: leave all mmagic gdscs and clocks always enabledRajendra Nayak2018-06-012-12/+12
| | | | | | * | | clk: qcom: Register the gdscs before the clocksRajendra Nayak2018-06-011-16/+16
| | | | | | * | | clk: qcom: gdsc: Add support for ALWAYS_ON gdscsRajendra Nayak2018-06-012-0/+9
| | | | | | |/ /
| | | | | * / / clk: berlin: switch to SPDX license identifierJisheng Zhang2018-06-019-108/+9Star
| | | | | |/ /
| | | | * | | clk: tegra: Add quirk for getting CDEV1/2 clocks on Tegra20Dmitry Osipenko2018-05-187-8/+39
| | | | * | | clk: tegra20: Correct parents of CDEV1/2 clocksDmitry Osipenko2018-05-181-4/+2Star
| | | | * | | clk: tegra20: Add DEV1/DEV2 OSC dividersDmitry Osipenko2018-05-181-0/+14
| | | | |/ /
| | | * | | clk: rockchip: remove deprecated gate-clk code and dt-bindingHeiko Stuebner2018-05-232-99/+0Star
| | | * | | clk: rockchip: use match_string() helperYisheng Xie2018-05-221-11/+5Star
| | | |/ /
| | * | | clk: sunxi-ng: r40: export a regmap to access the GMAC registerIcenowy Zheng2018-05-171-0/+33
| | * | | clk: sunxi-ng: r40: rewrite init code to a platform driverIcenowy Zheng2018-05-171-11/+28
| | * | | clk: sunxi-ng: add support for H6 PRCM CCUIcenowy Zheng2018-05-044-0/+232
| | |/ /
| | | |
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| | \ \
| *-------. \ \ Merge branches 'clk-hisi-usb', 'clk-silent-bulk', 'clk-mtk-hdmi', 'clk-mtk-ma...Stephen Boyd2018-06-047-4/+146
| |\ \ \ \ \ \ \
| | | | | | * | | clk: imx: Add new clo01 and clo2 controlled by CCOSRMichael Trimarchi2018-05-161-0/+18
| | | | | | |/ /
| | | | | * / / clk: mediatek: add g3dsys support for MT2701 and MT7623Sean Wang2018-05-163-0/+102
| | | | | |/ /
| | | | * / / clk: mediatek: correct the clocks for MT2701 HDMI PHY moduleRyder Lee2018-05-161-2/+6
| | | | |/ /
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-07-11 01:33:23 +0200