summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/gvt
Commit message (Expand)AuthorAgeFilesLines
* drm/i915/gvt: fix incorrect cache entry for guest page mappingXiaolin Zhang2019-08-061-0/+12
* drm/i915/gvt: Initialize intel_gvt_gtt_entry in stackTina Zhang2019-06-111-2/+4
* drm/i915/gvt: do not deliver a workload if its creation failsYan Zhao2019-04-171-2/+3
* drm/i915/gvt: do not let pin count of shadow mm go negativeYan Zhao2019-04-171-1/+1
* drm/i915/gvt: Fix MI_FLUSH_DW parsing with correct index checkZhenyu Wang2019-04-031-1/+1
* drm/i915/gvt: Fix mmap range checkZhenyu Wang2019-01-221-2/+12
* drm/i915/gvt: Fix tiled memory decoding bug on BDWTina Zhang2018-12-191-1/+1
* drm/i915: Compare user's 64b GTT offset even on 32bChris Wilson2018-11-211-1/+0Star
* drm/i915/gvt: clear ggtt entries when destroy vgpuZhipeng Gong2018-09-181-0/+1
* drm/i915/gvt: request srcu_read_lock before checking if one gfn is validWeinan Li2018-09-181-1/+6
* drm/i915/gvt: Add GEN9_CLKGATE_DIS_4 to default BXT mmio handlerColin Xu2018-09-181-0/+1
* drm/i915/gvt: Init PHY related registers for BXTColin Xu2018-09-181-0/+28
* drm/i915/gvt: Fix the incorrect length of child_device_config issueWeinan Li2018-09-061-11/+9Star
* drm/i915/gvt: Fix life cycle reference on KVM mmZhenyu Wang2018-09-041-2/+8
* drm/i915/gvt: Give new born vGPU higher scheduling chanceZhenyu Wang2018-09-031-7/+27
* drm/i915/gvt: Fix drm_format_mod value for vGPU planeZhenyu Wang2018-08-303-11/+29
* drm/i915/gvt: move intel_runtime_pm_get out of spin_lock in stop_scheduleHang Yuan2018-08-302-2/+3
* drm/i915/gvt: Handle GEN9_WM_CHICKEN3 with F_CMD_ACCESS.Colin Xu2018-08-301-1/+3
* drm/i915/gvt: Make correct handling to vreg BXT_PHY_CTL_FAMILYColin Xu2018-08-301-3/+9
* drm/i915/gvt: emulate gen9 dbuf ctl register accessXiaolin Zhang2018-08-301-2/+15
* drm/i915/gvt: fix memory leak in intel_vgpu_ioctl()Yi Wang2018-08-141-2/+6
* drm/i915/gvt: Off by one in intel_vgpu_write_fence()Dan Carpenter2018-08-141-1/+1
* drm/i915/kvmgt: Fix potential Spectre v1Gustavo A. R. Silva2018-08-141-1/+8
* drm/i915/gvt: return error on cmd accessZhao Yan2018-08-141-1/+1
* drm/i915/gvt: initialize dmabuf mutex in vgpu_createHang Yuan2018-08-142-1/+1
* drm/i915/gvt: fix cleanup sequence in intel_gvt_clean_deviceHang Yuan2018-08-141-8/+6Star
* drm/i915/gvt: free workload in vgpu releaseHang Yuan2018-08-136-7/+32
* drm/i915/kvmgt: fix an error code in gvt_dma_map_page()Dan Carpenter2018-08-071-3/+3
* drm/i915/kvmgt: Fix compilation errorMichaƂ Winiarski2018-08-061-6/+0Star
* BackMerge v4.18-rc7 into drm-nextDave Airlie2018-07-308-4/+144
|\
| * drm/i915/gvt: update vreg on inhibit context lri commandHang Yuan2018-07-055-1/+81
| * drm/i915/gvt: changed DDI mode emulation typeXiaolin Zhang2018-07-021-3/+3
| * drm/i915/gvt: fix a bug of partially write ggtt entiesZhao Yan2018-07-022-0/+60
* | Merge tag 'drm-intel-next-2018-07-19' of git://anongit.freedesktop.org/drm/dr...Dave Airlie2018-07-208-94/+517
|\ \
| * \ Merge tag 'gvt-next-2018-07-11' of https://github.com/intel/gvt-linux into dr...Rodrigo Vivi2018-07-128-94/+517
| |\ \
| | * | drm/i915/gvt: declare gvt as i915's soft dependencyHang Yuan2018-07-101-0/+4
| | * | drm/i915/gvt: Handle EDP_PSR_IMR and EDP_PSR_IIR for BXT.Colin Xu2018-07-091-0/+10
| | * | drm/i915: Enable platform support for vGPU huge gtt pagesChangbin Du2018-07-091-0/+1
| | * | drm/i915/gvt: Fix error handling in ppgtt_populate_spt_by_guest_entryChangbin Du2018-07-091-12/+21
| | * | drm/i915/gvt: Handle special sequence on PDE IPS bitChangbin Du2018-07-091-5/+15
| | * | drm/i915/gvt: Add 2M huge gtt supportChangbin Du2018-07-091-5/+95
| | * | drm/i915/kvmgt: Support setting dma map for huge pagesChangbin Du2018-07-094-39/+102
| | * | drm/i915/gvt: Add 64K huge gtt supportChangbin Du2018-07-091-6/+80
| | * | drm/i915/gvt: Make PTE iterator 64K entry awareChangbin Du2018-07-091-2/+6
| | * | drm/i915/gvt: Split ppgtt_alloc_spt into two partsChangbin Du2018-07-091-22/+40
| | * | drm/i915/gvt: Add GTT clear_pse operationChangbin Du2018-07-092-0/+20
| | * | drm/i915/gvt: Add software PTE flag to mark special 64K splited entryChangbin Du2018-07-092-0/+24
| | * | drm/i915/gvt: Detect 64K gtt entry by IPS bit of PDEChangbin Du2018-07-092-21/+51
| | * | drm/i915/gvt: Handle MMIO GEN8_GAMW_ECO_DEV_RW_IA for 64K GTTChangbin Du2018-07-091-1/+28
| | * | drm/i915/gvt: Add PTE IPS bit operationsChangbin Du2018-07-092-0/+20