summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/intel_engine_cs.c
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: Do not short-circuit tasklets during resetChris Wilson2018-07-131-5/+7
* drm/i915/execlists: Switch to rb_root_cachedChris Wilson2018-07-111-4/+3Star
* drm/i915: Replace nested subclassing with explicit subclassesChris Wilson2018-07-071-0/+1
* drm/i915: Record logical context support in driver capsChris Wilson2018-07-061-0/+2
* drm/i915: Mark expected switch fall-throughsGustavo A. R. Silva2018-07-051-0/+1
* drm/i915/execlists: Direct submission of new requests (avoid tasklet/ksoftirqd)Chris Wilson2018-06-281-4/+4
* drm/i915/execlists: Trust the CSBChris Wilson2018-06-281-6/+2Star
* drm/i915/execlists: Unify CSB access pointersChris Wilson2018-06-281-12/+0Star
* drm/i915: Disable bh around call to taskletChris Wilson2018-06-201-0/+2
* drm/i915: Fix fallout of fake reset along resumeChris Wilson2018-06-181-0/+22
* drm/i915: Show CCID in engine dumpsChris Wilson2018-06-141-0/+2
* drm/i915: Make the hexdump row offset visually distinctChris Wilson2018-06-141-1/+1
* drm/i915: Dump the ringbuffer of the active request for debuggingChris Wilson2018-06-141-5/+36
* drm/i915/ringbuffer: Serialize load of PD_DIRChris Wilson2018-06-121-2/+3
* drm/i915/ringbuffer: Fix context restore upon resetChris Wilson2018-06-111-3/+0Star
* drm/i915/gtt: Rename i915_hw_ppgtt base memberChris Wilson2018-06-051-2/+2
* drm/i915/icl: Enable WaProgramMgsrForCorrectSliceSpecificMmioReadsYunwei Zhang2018-05-241-0/+3
* drm/i915/cnl: Implement WaProgramMgsrForCorrectSliceSpecificMmioReadsYunwei Zhang2018-05-241-5/+25
* drm/i915/execlists: Handle copying default context state for atomic resetChris Wilson2018-05-191-0/+15
* drm/i915: Make intel_engine_dump irqsafeChris Wilson2018-05-191-4/+7
* drm/i915: Speed up idle detection by kicking the taskletsChris Wilson2018-05-191-3/+12
* drm/i915: Store a pointer to intel_context in i915_requestChris Wilson2018-05-181-22/+32
* drm/i915: Move fiddling with engine->last_retired_contextChris Wilson2018-05-181-0/+23
* drm/i915: Move request->ctx asideChris Wilson2018-05-181-1/+1
* drm/i915: Nul-terminate legacy debug stringChris Wilson2018-05-171-1/+1
* drm/i915: Stop parking the signaler around resetChris Wilson2018-05-161-0/+29
* drm/i915/execlists: Relax CSB force-mmio for VT-dChris Wilson2018-05-141-8/+0Star
* Revert "drm/i915/cnl: Use mmio access to context status buffer"Chris Wilson2018-05-111-3/+0Star
* drm/i915: Mark the hangcheck as idle when unparking the enginesChris Wilson2018-05-031-0/+2
* drm/i915: Split i915_gem_timeline into individual timelinesChris Wilson2018-05-031-15/+12Star
* drm/i915: Move timeline from GTT to ringChris Wilson2018-05-031-1/+2
* drm/i915: Show ring->start for the ELSP context/request queueChris Wilson2018-05-021-2/+3
* drm/i915: Wrap engine->context_pin() and engine->context_unpin()Chris Wilson2018-04-301-7/+6Star
* drm/i915: Stop tracking timeline->inflight_seqnosChris Wilson2018-04-301-3/+2Star
* drm/i915: Use seqlock in engine statsTvrtko Ursulin2018-04-261-9/+10
* drm/i915: Skip printing global offsets for per-engine scratch pagesChris Wilson2018-04-241-5/+0Star
* drm/i915: Don't dump umpteen thousand requestsChris Wilson2018-04-241-5/+38
* drm/i915: Build request info on stack before printkChris Wilson2018-04-241-9/+15
* drm/i915: Pack params to engine->schedule() into a structChris Wilson2018-04-181-3/+15
* drm/i915: Rename priotree to schedChris Wilson2018-04-181-2/+2
* drm/i915/cnl: Use mmio access to context status bufferMika Kuoppala2018-04-131-0/+3
* drm/i915: Move a bunch of workaround-related code to its own fileOscar Mateo2018-04-111-634/+0Star
* drm/i915/execlists: Set queue priority from secondary portChris Wilson2018-04-111-0/+3
* drm/i915: Include submission tasklet state in engine dumpChris Wilson2018-03-271-2/+5
* drm/i915/icl: Update subslice define for ICL 11Kelvin Gardiner2018-03-201-4/+18
* drm/i915: move gen8 irq shifts to intel_lrc.cDaniele Ceraolo Spurio2018-03-151-10/+0Star
* drm/i915: add a selftest for the mmio_bases tableDaniele Ceraolo Spurio2018-03-151-6/+10
* drm/i915: store all mmio bases in intel_enginesDaniele Ceraolo Spurio2018-03-151-28/+50
* drm/i915: Check rq->timeline before deferenceChris Wilson2018-03-141-1/+3
* drm/i915: Change parameters order in i915_gem_batch_pool_initMichal Wajdeczko2018-03-091-3/+6
generated by cgit v1.2.3-55-g7522 (git 2.39.0) at 2024-07-09 12:16:55 +0200