summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/core/engine/fifo
Commit message (Expand)AuthorAgeFilesLines
...
* drm/nouveau: constify instances of nouveau_bitfield and nouveau_enum structsMarcin Slusarz2012-10-032-10/+10
* drm/nouveau/fifo: use defines instead of hardcoded class idsBen Skeggs2012-10-038-10/+10
* drm/nv50/fifo: add support for dma channel classBen Skeggs2012-10-031-7/+70
* drm/nv84/fifo: add support for dma channel classBen Skeggs2012-10-031-7/+79
* drm/nouveau/fifo: version the dma channel class structBen Skeggs2012-10-034-4/+4
* drm/nouveau/fifo: separate object classes for dma channelsBen Skeggs2012-10-033-3/+3
* drm/nouveau/core: have fifo store a unique context identifier at attach timeBen Skeggs2012-10-038-2/+20
* drm/nouveau/fifo: add method to lookup fifo chid related to a given objectBen Skeggs2012-10-031-0/+16
* drm/nv84/fifo: mask only the engine we're waiting on for channel unloadBen Skeggs2012-10-031-6/+10
* drm/nve0/fifo: support engine selection when creating fifo channelsBen Skeggs2012-10-034-9/+42
* drm/nouveau: port all engines to new engine module formatBen Skeggs2012-10-0311-1514/+2744
* drm/nouveau/pageflip: kick flip handling out of engsw and into fenceBen Skeggs2012-10-032-5/+13
* drm/nouveau/instmem: completely new implementation, as a subdev moduleBen Skeggs2012-10-038-78/+55Star
* drm/nouveau/gpuobj: create wrapper functions for mapping gpuobj into vm/barBen Skeggs2012-10-032-10/+6Star
* drm/nvc0/fifo: handle bar1 control regs much like fifo/nve0Ben Skeggs2012-10-031-19/+21
* drm/nv04-nv40/fifo: remove use of nouveau_gpuobj_new_fake()Ben Skeggs2012-10-034-73/+50Star
* drm/nv04-nv40/instmem: remove use of nouveau_gpuobj_new_fake()Ben Skeggs2012-10-034-10/+45
* drm/nouveau/fb: merge fb/vram and port to subdev interfacesBen Skeggs2012-10-031-1/+1
* drm/nouveau: restructure source tree, split core from drm implementationBen Skeggs2012-10-038-0/+2505