diff options
| author | Bin Meng | 2021-01-09 15:36:37 +0100 |
|---|---|---|
| committer | Alistair Francis | 2021-01-16 19:57:21 +0100 |
| commit | 1eaada8ae15f10f7a7f1e2505bd77dbb11a8be85 (patch) | |
| tree | 42425a146cce4a479c17d9e035d22b545bd82269 | |
| parent | target/riscv/pmp: Raise exception if no PMP entry is configured (diff) | |
| download | qemu-1eaada8ae15f10f7a7f1e2505bd77dbb11a8be85.tar.gz qemu-1eaada8ae15f10f7a7f1e2505bd77dbb11a8be85.tar.xz qemu-1eaada8ae15f10f7a7f1e2505bd77dbb11a8be85.zip | |
hw/riscv: sifive_u: Use SIFIVE_U_CPU for mc->default_cpu_type
SIFIVE_U_CPU is conditionally set to SIFIVE_U34 or SIFIVE_U54, hence
there is no need to use #idef to set the mc->default_cpu_type.
Signed-off-by: Bin Meng <bin.meng@windriver.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-id: 20210109143637.29645-1-bmeng.cn@gmail.com
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
| -rw-r--r-- | hw/riscv/sifive_u.c | 6 |
1 files changed, 1 insertions, 5 deletions
diff --git a/hw/riscv/sifive_u.c b/hw/riscv/sifive_u.c index f5c400dd44..e083510e0e 100644 --- a/hw/riscv/sifive_u.c +++ b/hw/riscv/sifive_u.c @@ -628,11 +628,7 @@ static void sifive_u_machine_class_init(ObjectClass *oc, void *data) mc->init = sifive_u_machine_init; mc->max_cpus = SIFIVE_U_MANAGEMENT_CPU_COUNT + SIFIVE_U_COMPUTE_CPU_COUNT; mc->min_cpus = SIFIVE_U_MANAGEMENT_CPU_COUNT + 1; -#if defined(TARGET_RISCV32) - mc->default_cpu_type = TYPE_RISCV_CPU_SIFIVE_U34; -#elif defined(TARGET_RISCV64) - mc->default_cpu_type = TYPE_RISCV_CPU_SIFIVE_U54; -#endif + mc->default_cpu_type = SIFIVE_U_CPU; mc->default_cpus = mc->min_cpus; object_class_property_add_bool(oc, "start-in-flash", |