diff options
| author | Philippe Mathieu-Daudé | 2020-06-17 09:25:26 +0200 |
|---|---|---|
| committer | Peter Maydell | 2020-06-23 12:39:47 +0200 |
| commit | 69ed08e4c5bb0b9d9ae55219ba5429064b0d272e (patch) | |
| tree | a32e97ea2f95764065e86ba4f1a333f1b0c833a3 | |
| parent | target/arm: Remove dead code relating to SABA and UABA (diff) | |
| download | qemu-69ed08e4c5bb0b9d9ae55219ba5429064b0d272e.tar.gz qemu-69ed08e4c5bb0b9d9ae55219ba5429064b0d272e.tar.xz qemu-69ed08e4c5bb0b9d9ae55219ba5429064b0d272e.zip | |
hw/watchdog/cmsdk-apb-watchdog: Add trace event for lock status
Add a trace event to see when a guest disable/enable the watchdog.
Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Message-id: 20200617072539.32686-2-f4bug@amsat.org
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
| -rw-r--r-- | hw/watchdog/cmsdk-apb-watchdog.c | 1 | ||||
| -rw-r--r-- | hw/watchdog/trace-events | 1 |
2 files changed, 2 insertions, 0 deletions
diff --git a/hw/watchdog/cmsdk-apb-watchdog.c b/hw/watchdog/cmsdk-apb-watchdog.c index 1541365914..5bbadadfa6 100644 --- a/hw/watchdog/cmsdk-apb-watchdog.c +++ b/hw/watchdog/cmsdk-apb-watchdog.c @@ -225,6 +225,7 @@ static void cmsdk_apb_watchdog_write(void *opaque, hwaddr offset, break; case A_WDOGLOCK: s->lock = (value != WDOG_UNLOCK_VALUE); + trace_cmsdk_apb_watchdog_lock(s->lock); break; case A_WDOGITCR: if (s->is_luminary) { diff --git a/hw/watchdog/trace-events b/hw/watchdog/trace-events index ab94d7df50..3124ca1f1b 100644 --- a/hw/watchdog/trace-events +++ b/hw/watchdog/trace-events @@ -4,3 +4,4 @@ cmsdk_apb_watchdog_read(uint64_t offset, uint64_t data, unsigned size) "CMSDK APB watchdog read: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" cmsdk_apb_watchdog_write(uint64_t offset, uint64_t data, unsigned size) "CMSDK APB watchdog write: offset 0x%" PRIx64 " data 0x%" PRIx64 " size %u" cmsdk_apb_watchdog_reset(void) "CMSDK APB watchdog: reset" +cmsdk_apb_watchdog_lock(uint32_t lock) "CMSDK APB watchdog: lock %" PRIu32 |