diff options
| author | Richard Henderson | 2021-10-20 05:16:56 +0200 |
|---|---|---|
| committer | Alistair Francis | 2021-10-21 23:47:51 +0200 |
| commit | 99bc874fb3a0709c36ae4e594a1262ce1660e698 (patch) | |
| tree | c1f5ff95c30c2f77366d73413d4e5836fecd4e1d | |
| parent | target/riscv: Move cpu_get_tb_cpu_state out of line (diff) | |
| download | qemu-99bc874fb3a0709c36ae4e594a1262ce1660e698.tar.gz qemu-99bc874fb3a0709c36ae4e594a1262ce1660e698.tar.xz qemu-99bc874fb3a0709c36ae4e594a1262ce1660e698.zip | |
target/riscv: Create RISCVMXL enumeration
Move the MXL_RV* defines to enumerators.
Reviewed-by: LIU Zhiwei <zhiwei_liu@c-sky.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20211020031709.359469-3-richard.henderson@linaro.org
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
| -rw-r--r-- | target/riscv/cpu_bits.h | 8 |
1 files changed, 5 insertions, 3 deletions
diff --git a/target/riscv/cpu_bits.h b/target/riscv/cpu_bits.h index 3aa2512d13..cffcd3a5df 100644 --- a/target/riscv/cpu_bits.h +++ b/target/riscv/cpu_bits.h @@ -364,9 +364,11 @@ #define MISA32_MXL 0xC0000000 #define MISA64_MXL 0xC000000000000000ULL -#define MXL_RV32 1 -#define MXL_RV64 2 -#define MXL_RV128 3 +typedef enum { + MXL_RV32 = 1, + MXL_RV64 = 2, + MXL_RV128 = 3, +} RISCVMXL; /* sstatus CSR bits */ #define SSTATUS_UIE 0x00000001 |