summaryrefslogtreecommitdiffstats
path: root/MAINTAINERS
diff options
context:
space:
mode:
authorBin Meng2020-09-01 03:39:00 +0200
committerAlistair Francis2020-09-10 00:54:18 +0200
commita8fb0a500a695104cda5837b7aba93dee3abddde (patch)
treed20e436fd86d14cd4f066c379727797dea9c21f9 /MAINTAINERS
parenthw/riscv: Initial support for Microchip PolarFire SoC Icicle Kit board (diff)
downloadqemu-a8fb0a500a695104cda5837b7aba93dee3abddde.tar.gz
qemu-a8fb0a500a695104cda5837b7aba93dee3abddde.tar.xz
qemu-a8fb0a500a695104cda5837b7aba93dee3abddde.zip
hw/char: Add Microchip PolarFire SoC MMUART emulation
Microchip PolarFire SoC MMUART is ns16550 compatible, with some additional registers. Create a simple MMUART model built on top of the existing ns16550 model. Signed-off-by: Bin Meng <bin.meng@windriver.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-Id: <1598924352-89526-6-git-send-email-bmeng.cn@gmail.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'MAINTAINERS')
-rw-r--r--MAINTAINERS2
1 files changed, 2 insertions, 0 deletions
diff --git a/MAINTAINERS b/MAINTAINERS
index 9641ed37e2..d17b08fad9 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -1321,7 +1321,9 @@ M: Bin Meng <bin.meng@windriver.com>
L: qemu-riscv@nongnu.org
S: Supported
F: hw/riscv/microchip_pfsoc.c
+F: hw/char/mchp_pfsoc_mmuart.c
F: include/hw/riscv/microchip_pfsoc.h
+F: include/hw/char/mchp_pfsoc_mmuart.h
RX Machines
-----------