diff options
author | Peter Maydell | 2021-02-19 15:45:55 +0100 |
---|---|---|
committer | Peter Maydell | 2021-03-08 18:20:02 +0100 |
commit | 3378873802afe8af0355c4fac3e11e6510fc1f27 (patch) | |
tree | 563fa01a7eb193e21f97c54937c2325f004b1ae5 /contrib | |
parent | hw/arm/armsse: Use an array for apb_ppc fields in the state structure (diff) | |
download | qemu-3378873802afe8af0355c4fac3e11e6510fc1f27.tar.gz qemu-3378873802afe8af0355c4fac3e11e6510fc1f27.tar.xz qemu-3378873802afe8af0355c4fac3e11e6510fc1f27.zip |
hw/arm/armsse: Add a define for number of IRQs used by the SSE itself
The SSE uses 32 interrupts for its own devices, and then passes through
its expansion IRQ inputs to the CPU's interrupts 33 and upward.
Add a define for the number of IRQs the SSE uses for itself, instead
of hardcoding 32.
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Tested-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20210219144617.4782-23-peter.maydell@linaro.org
Diffstat (limited to 'contrib')
0 files changed, 0 insertions, 0 deletions