diff options
| author | lixinyu | 2020-04-11 14:46:12 +0200 |
|---|---|---|
| committer | Richard Henderson | 2020-04-12 23:07:07 +0200 |
| commit | a4e57084c16d5b0eff3651693fba04f26b30b551 (patch) | |
| tree | bbdef14b0cbc1fdc177addda6672d5e23fef76cf /fsdev | |
| parent | Merge remote-tracking branch 'remotes/stefanha/tags/block-pull-request' into ... (diff) | |
| download | qemu-a4e57084c16d5b0eff3651693fba04f26b30b551.tar.gz qemu-a4e57084c16d5b0eff3651693fba04f26b30b551.tar.xz qemu-a4e57084c16d5b0eff3651693fba04f26b30b551.zip | |
tcg/mips: mips sync* encode error
OPC_SYNC_WMB, OPC_SYNC_MB, OPC_SYNC_ACQUIRE, OPC_SYNC_RELEASE and
OPC_SYNC_RMB have wrong encode. According to the mips manual,
their encode should be 'OPC_SYNC | 0x?? << 6' rather than
'OPC_SYNC | 0x?? << 5'. Wrong encode can lead illegal instruction
errors. These instructions often appear with multi-threaded
simulation.
Fixes: 6f0b99104a3 ("tcg/mips: Add support for fence")
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Aleksandar Markovic <aleksandar.qemu.devel@gmail.com>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Signed-off-by: lixinyu <precinct@mail.ustc.edu.cn>
Message-Id: <20200411124612.12560-1-precinct@mail.ustc.edu.cn>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Diffstat (limited to 'fsdev')
0 files changed, 0 insertions, 0 deletions