summaryrefslogtreecommitdiffstats
path: root/hw/mips/malta.c
diff options
context:
space:
mode:
authorSimon Burge2021-12-13 14:51:27 +0100
committerPhilippe Mathieu-Daudé2022-03-07 20:34:17 +0100
commitc8aeab3a09b51f828eaa50b994434dbfb3f626b8 (patch)
tree5b1cd7d3464d76870f219f22a9048c27120af5ad /hw/mips/malta.c
parentMerge remote-tracking branch 'remotes/hreitz-gitlab/tags/pull-block-2022-03-0... (diff)
downloadqemu-c8aeab3a09b51f828eaa50b994434dbfb3f626b8.tar.gz
qemu-c8aeab3a09b51f828eaa50b994434dbfb3f626b8.tar.xz
qemu-c8aeab3a09b51f828eaa50b994434dbfb3f626b8.zip
target/mips: Fix cycle counter timing calculations
The cp0_count_ns value is calculated from the CP0_COUNT_RATE_DEFAULT constant in target/mips/cpu.c. The cycle counter resolution is defined per-CPU in target/mips/cpu-defs.c.inc; use this value for calculating cp0_count_ns. Fixings timing problems on guest OSs for the 20Kc CPU which has a CCRes of 1. Signed-off-by: Simon Burge <simonb@NetBSD.org> Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Message-Id: <20211213135125.18378-1-simonb@NetBSD.org> Signed-off-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Diffstat (limited to 'hw/mips/malta.c')
0 files changed, 0 insertions, 0 deletions