summaryrefslogtreecommitdiffstats
path: root/hw/pci-bridge/pcie_root_port.c
diff options
context:
space:
mode:
authorMichael S. Tsirkin2019-06-21 06:12:22 +0200
committerMichael S. Tsirkin2019-07-01 15:17:30 +0200
commit2841ab435bca9f102311e01bf157d5fa878935dc (patch)
treec342017afce4eb2b95e6594c426d5acbe8ae1e87 /hw/pci-bridge/pcie_root_port.c
parentpcie: don't skip multi-mask events (diff)
downloadqemu-2841ab435bca9f102311e01bf157d5fa878935dc.tar.gz
qemu-2841ab435bca9f102311e01bf157d5fa878935dc.tar.xz
qemu-2841ab435bca9f102311e01bf157d5fa878935dc.zip
pcie: check that slt ctrl changed before deleting
During boot, linux would sometimes overwrites control of a powered off slot before powering it on. Unfortunately QEMU interprets that as a power off request and ejects the device. For example: /x86_64-softmmu/qemu-system-x86_64 -enable-kvm -S -machine q35 \ -device pcie-root-port,id=pcie_root_port_0,slot=2,chassis=2,addr=0x2,bus=pcie.0 \ -monitor stdio disk.qcow2 (qemu)device_add virtio-balloon-pci,id=balloon,bus=pcie_root_port_0 (qemu)cont Balloon is deleted during guest boot. To fix, save control beforehand and check that power or led state actually change before ejecting. Note: this is more a hack than a solution, ideally we'd find a better way to detect ejects, or move away from ejects completely and instead monitor whether it's safe to delete device due to e.g. its power state. Signed-off-by: Michael S. Tsirkin <mst@redhat.com> Reviewed-by: Marcel Apfelbaum <marcel.apfelbaum@gmail.com> Reviewed-by: Igor Mammedov <imammedo@redhat.com> Tested-by: Igor Mammedov <imammedo@redhat.com>
Diffstat (limited to 'hw/pci-bridge/pcie_root_port.c')
-rw-r--r--hw/pci-bridge/pcie_root_port.c5
1 files changed, 4 insertions, 1 deletions
diff --git a/hw/pci-bridge/pcie_root_port.c b/hw/pci-bridge/pcie_root_port.c
index 92f253c924..09019ca05d 100644
--- a/hw/pci-bridge/pcie_root_port.c
+++ b/hw/pci-bridge/pcie_root_port.c
@@ -31,10 +31,13 @@ static void rp_write_config(PCIDevice *d, uint32_t address,
{
uint32_t root_cmd =
pci_get_long(d->config + d->exp.aer_cap + PCI_ERR_ROOT_COMMAND);
+ uint16_t slt_ctl, slt_sta;
+
+ pcie_cap_slot_get(d, &slt_ctl, &slt_sta);
pci_bridge_write_config(d, address, val, len);
rp_aer_vector_update(d);
- pcie_cap_slot_write_config(d, address, val, len);
+ pcie_cap_slot_write_config(d, slt_ctl, slt_sta, address, val, len);
pcie_aer_write_config(d, address, val, len);
pcie_aer_root_write_config(d, address, val, len, root_cmd);
}