summaryrefslogtreecommitdiffstats
path: root/hw/virtio/virtio-pci.c
diff options
context:
space:
mode:
authorLuc MICHEL2018-01-15 10:32:20 +0100
committerDavid Gibson2018-01-16 23:35:24 +0100
commit2e569845bd314fc1dde83d65dc9b87e71b4d29b4 (patch)
treea2edebee6f766b431dec12e73c8990b782055a2d /hw/virtio/virtio-pci.c
parenttarget/ppc: add support for POWER9 HILE (diff)
downloadqemu-2e569845bd314fc1dde83d65dc9b87e71b4d29b4.tar.gz
qemu-2e569845bd314fc1dde83d65dc9b87e71b4d29b4.tar.xz
qemu-2e569845bd314fc1dde83d65dc9b87e71b4d29b4.zip
target-ppc: Fix booke206 tlbwe TLB instruction
When overwritting a valid TLB entry with a new one, the previous page were not flushed in QEMU TLB, leading to incoherent mapping. This commit fixes this. Signed-off-by: Luc MICHEL <luc.michel@git.antfield.fr> Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
Diffstat (limited to 'hw/virtio/virtio-pci.c')
0 files changed, 0 insertions, 0 deletions