diff options
| author | Kuo-Jung Su | 2013-03-05 22:27:24 +0100 |
|---|---|---|
| committer | Edgar E. Iglesias | 2013-03-07 09:27:11 +0100 |
| commit | 0bc472a9d6b80567c212023c5eae413f4dfb53ad (patch) | |
| tree | 804d7b2326c560f28b6c4f4a84e10c376643d4e3 /include/exec/exec-all.h | |
| parent | Merge branch 'target-arm.next' of git://git.linaro.org/people/pmaydell/qemu-arm (diff) | |
| download | qemu-0bc472a9d6b80567c212023c5eae413f4dfb53ad.tar.gz qemu-0bc472a9d6b80567c212023c5eae413f4dfb53ad.tar.xz qemu-0bc472a9d6b80567c212023c5eae413f4dfb53ad.zip | |
hw/nand.c: correct the sense of the BUSY/READY status bit
The BIT6 of Status Register(SR):
SR[6] behaves the same as R/B# pin
SR[6] = 0 indicates the device is busy;
SR[6] = 1 means the device is ready
Some NAND flash controller (i.e. ftnandc021) relies on the SR[6]
to determine if the NAND flash erase/program is success or error timeout.
P.S:
The exmaple NAND flash datasheet could be found at following link:
http://www.mxic.com.tw/QuickPlace/hq/PageLibrary4825740B00298A3B.nsf/h_Index/8FEA549237D2F7674825795800104C26/$File/MX30LF1G08AA,%203V,%201Gb,%20v1.1.pdf
Signed-off-by: Kuo-Jung Su <dantesu@gmail.com>
Reviewed-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com>
Signed-off-by: Edgar E. Iglesias <edgar.iglesias@gmail.com>
Diffstat (limited to 'include/exec/exec-all.h')
0 files changed, 0 insertions, 0 deletions