summaryrefslogtreecommitdiffstats
path: root/include/exec/exec-all.h
diff options
context:
space:
mode:
authorPeter Maydell2021-02-19 15:45:50 +0100
committerPeter Maydell2021-03-08 18:20:02 +0100
commitc5ffe6c8dd5623f1893f54971e23e7c1ddf094ee (patch)
treefa99252c727c6c4da69d91c41d1914eb7e953991 /include/exec/exec-all.h
parenthw/misc/iotkit-sysctl: Implement dummy version of SSE-300 PWRCTRL register (diff)
downloadqemu-c5ffe6c8dd5623f1893f54971e23e7c1ddf094ee.tar.gz
qemu-c5ffe6c8dd5623f1893f54971e23e7c1ddf094ee.tar.xz
qemu-c5ffe6c8dd5623f1893f54971e23e7c1ddf094ee.zip
hw/misc/iotkit-sysctl: Handle SSE-300 changes to PDCM_PD_*_SENSE registers
The sysctl PDCM_PD_*_SENSE registers control various power domains in the system and allow the guest to configure which conditions keep a power domain awake and what power state to use when the domain is in a low power state. QEMU doesn't model power domains, so for us these registers are dummy reads-as-written implementations. The SSE-300 has a different power domain setup, so the set of registers is slightly different: Offset SSE-200 SSE-300 --------------------------------------------------- 0x200 PDCM_PD_SYS_SENSE PDCM_PD_SYS_SENSE 0x204 reserved PDCM_PD_CPU0_SENSE 0x208 reserved reserved 0x20c PDCM_PD_SRAM0_SENSE reserved 0x210 PDCM_PD_SRAM1_SENSE reserved 0x214 PDCM_PD_SRAM2_SENSE PDCM_PD_VMR0_SENSE 0x218 PDCM_PD_SRAM3_SENSE PDCM_PD_VMR1_SENSE Offsets 0x200 and 0x208 are the same for both, so handled in a previous commit; here we deal with 0x204, 0x20c, 0x210, 0x214, 0x218. (We can safely add new lines to the SSE300 vmstate because no board uses this device in an SSE300 yet.) Signed-off-by: Peter Maydell <peter.maydell@linaro.org> Tested-by: Philippe Mathieu-Daudé <f4bug@amsat.org> Reviewed-by: Richard Henderson <richard.henderson@linaro.org> Message-id: 20210219144617.4782-18-peter.maydell@linaro.org
Diffstat (limited to 'include/exec/exec-all.h')
0 files changed, 0 insertions, 0 deletions