diff options
| author | Luc Michel | 2020-10-10 15:57:51 +0200 |
|---|---|---|
| committer | Peter Maydell | 2020-10-27 12:10:44 +0100 |
| commit | 6d2b874cf1a6f595df805835325e9124c26f3dbf (patch) | |
| tree | 9faf20be2ff086dbabf8a3f00bec418cc270dd9b /include/hw/misc | |
| parent | hw/misc/bcm2835_cprman: add a PLL skeleton implementation (diff) | |
| download | qemu-6d2b874cf1a6f595df805835325e9124c26f3dbf.tar.gz qemu-6d2b874cf1a6f595df805835325e9124c26f3dbf.tar.xz qemu-6d2b874cf1a6f595df805835325e9124c26f3dbf.zip | |
hw/misc/bcm2835_cprman: implement PLLs behaviour
The CPRMAN PLLs generate a clock based on a prescaler, a multiplier and
a divider. The prescaler doubles the parent (xosc) frequency, then the
multiplier/divider are applied. The multiplier has an integer and a
fractional part.
This commit also implements the CPRMAN CM_LOCK register. This register
reports which PLL is currently locked. We consider a PLL has being
locked as soon as it is enabled (on real hardware, there is a delay
after turning a PLL on, for it to stabilize).
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Tested-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Signed-off-by: Luc Michel <luc@lmichel.fr>
Tested-by: Guenter Roeck <linux@roeck-us.net>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
Diffstat (limited to 'include/hw/misc')
| -rw-r--r-- | include/hw/misc/bcm2835_cprman_internals.h | 8 |
1 files changed, 8 insertions, 0 deletions
diff --git a/include/hw/misc/bcm2835_cprman_internals.h b/include/hw/misc/bcm2835_cprman_internals.h index 340ad623bb..7aa46c6e18 100644 --- a/include/hw/misc/bcm2835_cprman_internals.h +++ b/include/hw/misc/bcm2835_cprman_internals.h @@ -100,6 +100,14 @@ REG32(A2W_PLLD_FRAC, 0x1240) REG32(A2W_PLLH_FRAC, 0x1260) REG32(A2W_PLLB_FRAC, 0x12e0) +/* misc registers */ +REG32(CM_LOCK, 0x114) + FIELD(CM_LOCK, FLOCKH, 12, 1) + FIELD(CM_LOCK, FLOCKD, 11, 1) + FIELD(CM_LOCK, FLOCKC, 10, 1) + FIELD(CM_LOCK, FLOCKB, 9, 1) + FIELD(CM_LOCK, FLOCKA, 8, 1) + /* * This field is common to all registers. Each register write value must match * the CPRMAN_PASSWORD magic value in its 8 MSB. |