summaryrefslogtreecommitdiffstats
path: root/include/hw/riscv
diff options
context:
space:
mode:
authorBin Meng2020-07-03 05:21:51 +0200
committerAlistair Francis2020-07-14 02:25:37 +0200
commit2c44bbf32cda5fbf85b697e3a12127f59d2c2e80 (patch)
tree6f750f26ac604faf2a8f1938d52848b7a817cc8d /include/hw/riscv
parentMAINTAINERS: Add an entry for OpenSBI firmware (diff)
downloadqemu-2c44bbf32cda5fbf85b697e3a12127f59d2c2e80.tar.gz
qemu-2c44bbf32cda5fbf85b697e3a12127f59d2c2e80.tar.xz
qemu-2c44bbf32cda5fbf85b697e3a12127f59d2c2e80.zip
hw/riscv: virt: Sort the SoC memmap table entries
Adjust the PCIe memory maps to follow the order. Signed-off-by: Bin Meng <bin.meng@windriver.com> Reviewed-by: Alistair Francis <alistair.francis@wdc.com> Message-Id: <1593746511-19517-1-git-send-email-bmeng.cn@gmail.com> Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'include/hw/riscv')
0 files changed, 0 insertions, 0 deletions