diff options
| author | Bin Meng | 2020-10-28 06:30:02 +0100 |
|---|---|---|
| committer | Alistair Francis | 2020-11-03 16:17:23 +0100 |
| commit | 3400b15bbe0fbc672fee9a18268154b07a1fed2e (patch) | |
| tree | 8481d450f42487041164e70c0181c33983c0a1e7 /include/hw/riscv | |
| parent | hw/riscv: microchip_pfsoc: Document where to look at the SoC memory maps (diff) | |
| download | qemu-3400b15bbe0fbc672fee9a18268154b07a1fed2e.tar.gz qemu-3400b15bbe0fbc672fee9a18268154b07a1fed2e.tar.xz qemu-3400b15bbe0fbc672fee9a18268154b07a1fed2e.zip | |
hw/misc: Add Microchip PolarFire SoC DDR Memory Controller support
The PolarFire SoC DDR Memory Controller mainly includes 2 modules,
called SGMII PHY module and the CFG module, as documented in the
chipset datasheet.
This creates a single file that groups these 2 modules, providing
the minimum functionalities that make the HSS DDR initialization
codes happy.
Signed-off-by: Bin Meng <bin.meng@windriver.com>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Message-id: 1603863010-15807-3-git-send-email-bmeng.cn@gmail.com
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Diffstat (limited to 'include/hw/riscv')
0 files changed, 0 insertions, 0 deletions