diff options
| author | Benjamin Herrenschmidt | 2016-07-09 05:41:31 +0200 |
|---|---|---|
| committer | David Gibson | 2016-07-18 02:40:27 +0200 |
| commit | 36a24df84a4728b1cd7425af24c0d30cd65a51b5 (patch) | |
| tree | 958079709a1af5633b4e5369843d3cca74531641 /include/hw/timer/stm32f2xx_timer.h | |
| parent | dbdma: reset io->processing flag for unassigned DBDMA channel rw accesses (diff) | |
| download | qemu-36a24df84a4728b1cd7425af24c0d30cd65a51b5.tar.gz qemu-36a24df84a4728b1cd7425af24c0d30cd65a51b5.tar.xz qemu-36a24df84a4728b1cd7425af24c0d30cd65a51b5.zip | |
ppc: Fix support for odd MSR combinations
MacOS uses an architecturally illegal MSR combination that
seems nonetheless supported by 32-bit processors, which is
to have MSR[PR]=1 and one or more of MSR[DR/IR/EE]=0.
This adds support for it. To work properly we need to also
properly include support for PR=1,{I,D}R=0 to the MMU index
used by the qemu TLB.
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Tested-by: Mark Cave-Ayland <mark.cave-ayland@ilande.co.uk>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
Diffstat (limited to 'include/hw/timer/stm32f2xx_timer.h')
0 files changed, 0 insertions, 0 deletions